

## Control Timing Example

$D_3 T_4; SC \leq 0$




Figure 5-7 Example of control timing signals.

## Register Transfer for Fetch





Figure 5-8 Register transfers for the fetch phase.

## Type of Instruction



## Register - Reference Instruction

TABLE 5-3 Execution of Register-Reference Instructions

$D_7I'T_3 = r$  (common to all register-reference instructions)  
 $IR(i) = B_i$  [bit in  $IR(0-11)$  that specifies the operation]

	$r$ :	$SC \leftarrow 0$	Clear $SC$
CLA	$rB_{11}$ :	$AC \leftarrow 0$	Clear $AC$
CLE	$rB_{10}$ :	$E \leftarrow 0$	Clear $E$
CMA	$rB_9$ :	$AC \leftarrow \overline{AC}$	Complement $AC$
CME	$rB_8$ :	$E \leftarrow \overline{E}$	Complement $E$
CIR	$rB_7$ :	$AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	Circulate right
CIL	$rB_6$ :	$AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	Circulate left
INC	$rB_5$ :	$AC \leftarrow AC + 1$	Increment $AC$
SPA	$rB_4$ :	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$	Skip if positive
SNA	$rB_3$ :	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$	Skip if negative
SZA	$rB_2$ :	If $(AC = 0)$ then $(PC \leftarrow PC + 1)$	Skip if $AC$ zero
SZE	$rB_1$ :	If $(E = 0)$ then $(PC \leftarrow PC + 1)$	Skip if $E$ zero
HLT	$rB_0$ :	$S \leftarrow 0$ ( $S$ is a start-stop flip-flop)	Halt computer


## Memory - Reference Instruction

TABLE 5-4 Memory-Reference Instructions


Symbol	Operation decoder	Symbolic description
AND	$D_0$	$AC \leftarrow AC \wedge M[AR]$
ADD	$D_1$	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	$D_2$	$AC \leftarrow M[AR]$
STA	$D_3$	$M[AR] \leftarrow AC$
BUN	$D_4$	$PC \leftarrow AR$
BSA	$D_5$	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	$D_6$	$M[AR] \leftarrow M[AR] + 1,$ If $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$

## BSA Example

Figure 5-10 Example of BSA instruction execution.



## Control Flowchart



Flaxer Eli - Computer Architecture

Figure 5-11 Flowchart for memory-reference instructions.

Ch 2 - 7

## Input - Output Instruction

There has 6 I/O reference instruction.

TABLE 5-5 Input-Output Instructions

$D_7IT_3 = p$  (common to all input-output instructions)

$IR(i) = B_i$  [bit in  $IR(6-11)$  that specifies the instruction]

	$p$ :	$SC \leftarrow 0$	Clear SC
INP	$pB_{11}$ :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input character
OUT	$pB_{10}$ :	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	Output character
SKI	$pB_9$ :	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$	Skip on input flag
SKO	$pB_8$ :	If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$	Skip on output flag
ION	$pB_7$ :	$IEN \leftarrow 1$	Interrupt enable on
IOF	$pB_6$ :	$IEN \leftarrow 0$	Interrupt enable off

Flaxer Eli - Computer Architecture

Ch 2 - 8

## Program Interrupt





Figure 5-13 Flowchart for interrupt cycle.

## Interrupt Vector

Figure 5-14 Demonstration of the interrupt cycle.



# Computer Operation




Figure 5-15 Flowchart for computer operation.


# Control Function and Microoperation

TABLE 5-6 Control Functions and Microoperations for the Basic Computer

Fetch	$R'T_0$ : $AR \leftarrow PC$	$R'T_1$ : $IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$R'T_2$ : $D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14),$ $AR \leftarrow IR(0-11), I \leftarrow IR(15)$	$D_0T_3$ : $AR \leftarrow M[AR]$
Indirect	$D_0T_3$ : $AR \leftarrow M[AR]$	
Interrupt:	$T_0T_1(IEN)(FGI + FGO)$	$R \leftarrow 1$ $RT_0$ : $AR \leftarrow 0, TR \leftarrow PC$ $RT_1$ : $M[AR] \leftarrow TR, PC \leftarrow 0$ $RT_2$ : $PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$
Memory-reference:		
AND	$D_0T_3$ : $DR \leftarrow M[AR]$	$D_4T_5$ : $AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	$D_0T_3$ : $DR \leftarrow M[AR]$	$D_4T_5$ : $AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_0T_3$ : $DR \leftarrow M[AR]$	$D_4T_5$ : $AC \leftarrow DR, SC \leftarrow 0$
STA	$D_0T_3$ : $M[AR] \leftarrow AC, SC \leftarrow 0$	$D_4T_5$ : $PC \leftarrow AR, SC \leftarrow 0$
BUN	$D_0T_3$ : $M[AR] \leftarrow PC, AR \leftarrow AR + 1$	$D_4T_5$ : $PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_0T_3$ : $DR \leftarrow M[AR]$	$D_4T_5$ : $DR \leftarrow DR + 1$
ISZ	$D_0T_3$ : $DR \leftarrow M[AR]$	$D_4T_5$ : $DR \leftarrow DR + 1$
Register-reference:	$D_0T_3$ : $r$ (common to all register-reference instructions) $IR(i) = B_i$ ( $i = 0, 1, 2, \dots, 11$ ) $r$ : $SC \leftarrow 0$	
CLA	$rB_{11}$ : $AC \leftarrow 0$	
CLE	$rB_{10}$ : $E \leftarrow 0$	
CMA	$rB_6$ : $AC \leftarrow \overline{AC}$	
CME	$rB_6$ : $E \leftarrow \overline{E}$	
CIR	$rB_6$ : $AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	
CIL	$rB_6$ : $AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	
INC	$rB_6$ : $AC \leftarrow AC + 1$	
SPA	$rB_6$ : $\text{If } (AC(15) = 0) \text{ then } (PC \leftarrow PC + 1)$	
SNA	$rB_6$ : $\text{If } (AC(15) = 1) \text{ then } (PC \leftarrow PC + 1)$	
SZA	$rB_6$ : $\text{If } (AC = 0) \text{ then } (PC \leftarrow PC + 1)$	
SZE	$rB_6$ : $\text{If } (E = 0) \text{ then } (PC \leftarrow PC + 1)$	
HLT	$rB_6$ : $S \leftarrow 0$	
Input-output:	$D_0T_3$ : $p$ (common to all input-output instructions) $IR(i) = B_i$ ( $i = 6, 7, 8, 9, 10, 11$ ) $p$ : $SC \leftarrow 0$	
INP	$pB_{11}$ : $AC(0-7) \leftarrow \text{INPR}, FGI \leftarrow 0$	
OUT	$pB_{10}$ : $\text{OUTR} \leftarrow AC(0-7), FGO \leftarrow 0$	
SKI	$pB_6$ : $\text{If } (FGI = 1) \text{ then } (PC \leftarrow PC + 1)$	
SKO	$pB_6$ : $\text{If } (FGO = 1) \text{ then } (PC \leftarrow PC + 1)$	
ION	$pB_6$ : $IEN \leftarrow 1$	
IOF	$pB_6$ : $IEN \leftarrow 0$	

## Control of AR Register


Figure 5-16 Control gates associated with AR.



- In the similar way we can drive the control for the other register.


## Control of Flags

Figure 5-17 Control inputs for IEN.



## Control of Accumulator

Figure 5-20 Gate structure for controlling the LD, INR, and CLR of AC.



## Control of ALU

The label is from previous slide

