DE LA RECHERCHE À L'INDUSTRIE



INSPIRING INNOVATION | INNOVANTE PAR TRADITION



# Sept 25-27 2013



### From physical stresses to timing constraints violation

ZUSSA Loïc, DUTERTRE Jean-Max, CLEDIERE Jessy, TRIA Assia



INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Research subject

- Characterization and analysis of common fault injection mechanism
- Today's subject
- Power glitches as a fault injection mechanism Analysis and practice



### Agenda

- Timing constraints of synchronous digital IC
- Static stresses (global effect)
- Transient stresses
- Conclusion



# Timing constraints Chip-to-Cloud

www.emse.fr

#### INSPIRING INNOVATION INNOVANTE PAR TRADITION



Security Forum

data arrival time =  $D_{clk \rightarrow Q} + D_{pMax}$ data required time =  $T_{clk} + T_{skew} - \delta_{su}$ 

 $\implies \textbf{T}_{clk} > \textbf{D}_{clk \rightarrow \textbf{Q}} + \textbf{D}_{pMax} - \textbf{T}_{skew} + \delta_{su}$ 

# Timing constraints violation Chip-to-Cloud Security Forum

www.emse.fr

#### INSPIRING INNOVATION INNOVANTE PAR TRADITION

#### How to inject faults through timing constraints violation?

Overclocking: (Frequency increase, i.e. period decrease) 

$$T_{clk} < D_{clk \rightarrow Q} + D_{pMax} - T_{skew} + \delta_{su}$$

Underpowering or overheating: (Propagation time increase) lacksquare

$$T_{clk} < D_{clk \rightarrow Q} + D_{pMax} - T_{skew} + \delta_{su}$$



#### Target

- Platform: FPGA Spartan 3A
- Algorithm: AES 128 bit
  none-secure implementation
- Frequency: 100 MHz
- Power supply: 1.2V







# Static perturbations

www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Common fault injection means

- Clock stress (overclocking)
- **Power stress** (underpowering)
- Overheating

#### **Experimental proof**

- 10,000 input dataset
- Critical path faulted

#### A common mechanism !

ip-to-Cloud Security Forum

 $\Rightarrow$  Timing constraints violations.

Ch

www.emse.fr

ING INNOVATION INNOVANTE PAR TRADITION

#### **Transient perturbations**

- Clock glitch
- Power supply glitch

#### Questions



- Injection mechanism? Timing violation?
- Achievable resolution?

www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

**Clock glitch** 

- 35ps resolution
- Global effect



- Timing constraints violation (obvious)
- A tool for critical time measurement
- Used to build a template/reference library

To be compared.

www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: Ideal



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: Ideal



11



INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: capacitances





INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: impedance adaptation





INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: capacitances



www.emse.fr

#### INSPIRING INNOVATION | INNOVANTE PAR TRADITION





INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: impedance adaptation



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION



www.emse.fr

### Power glitch

 Target a specific round but also affect the neighboring rounds



www.emse.fr

RING INNOVATION | INNOVANTE PAR TRADITION

- Target a specific round but also affect the neighboring rounds
- Global offset must be added.



www.emse.fr

- When a specific round is targeted.
- Monobit fault during the targeted round 90% of the time.



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

- When a specific round is targeted.
- Monobit fault during the targeted round 80% of the time.



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

### Power glitch

BUT 20% of the time the fault appear during a neighboring round.



#### Power glitch

- Analysis of injected faults: 70% identical to clock glitch injection 20% neighboring rounds 10% the second most critical path of the round
- <u>Conclusion</u>: Clock and power glitch induced faults are due to timing constraints violation

Conclusion Chip-to-Cloud Security Forum

>90% single-bit fault

#### Power glitch

- Analysis of injected faults:
  - 70% identical to clock glitch injection
  - 20% neighboring rounds

10% the second most critical path of the round

Conclusion Chip-to-Cloud Security Forum

- <u>Conclusion</u>: Clock and power glitch induced faults are due to timing constraints violation
- >90% single-bit fault

A spatial effect component? Linked to voltage transient propagation through the power supply grid



INSPIRING INNOVATION | INNOVANTE PAR TRADITION





INSPIRING INNOVATION INNOVANTE PAR TRADITION





INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### FPGA + AES + Countermeasure



### CM Spatial Limitation Chip-to-Cloud Security Forum

www.emse.fr

#### INSPIRING INNOVATION | INNOVANTE PAR TRADITION

