

## TECHNICAL MANUAL

REVs 3.0, 3.1 \& 3.2

# PROPHET-5 SYNTHESIZER TECHNICAL MANUAL 

SECOND EDITION

By STANLEY JUNGLEIB

## PROPHET-5 SYNTHESIZER TECHNICAL MANUAL

By Stanley Jungleib
Artwork: Denis Simard
Greg Armbruster
Second Edition
For Revisions 3.0, 3.1 and 3.2
Manual No. TM1000D. 2
Issued: October, 1981

Copyright(C) 1981 by
SEQUENTIAL CIRCUITS, INC.
All rights reserved. Printed in USA.

The contents of this manual are the property of SCl and are not to be copied or reproduced without our prior written permission.


#### Abstract

About This Manual and Servicing The Prophet The Prophet is a sophisticated instrument and SCI issues its technical manual for use by qualified technicians only. Of course the manual will be read by Prophet owners and others interested in synthesizer design. And we realize it will also be used by some to develop modifications for the instrument. While we support this innovative attitude in spirit, we cannot support it financially: Modifications or unauthorized service void the Prophet's warranty. They also invariably extend service time (thus, cost) if factory repair is required. Familiarize yourself thoroughly with this manual before attempting any work on the Prophet. This will at least help you judge whether you should be working on it at all. If in doubt, please contact our Service Department.

This edition of the Technical Manual (TM1000D) documents Prophet-5s with serial numbers 1301 and above. Although great care was taken to ensure the changes would be transparent to players, technicians will find "Rev 3" quite a different instrument from its predecessors. Rev 2 ( $\mathrm{S} / \mathrm{N} 184-1299$, see TM1000C) was a mere refinement of Rev (S/N 1-182). Rev 3, however, uses new voltage-controlled ICs in the analog synthesizer and, in the microcomputer, a vastly different ADC, DAC and control voltage distribution scheme. Although the main purpose of the revision was to remove production limitations caused by inconsistent supply and quality of the previous synth "chip set," the hardware redesign encouraged the implementation of more sophisticated editing, tuning and maintenance software while improving servicability; the number of voice trimmers being reduced from 80 to 45.


The manual is organized as follows:
SECTION 1, MECHANICAL provides a physical introduction and directions for disassembling/assembling the Prophet.

SECTION 2, THEORY explains general function and circuit operation, referring to block diagrams and to the schematics for hardware details.

SECTION 3, DOCUMENTS contains schematics and pictorials identifying all components.
SECTION 4, SERVICE contains procedures for routine tests and trims.
SECTION 5, PARTS cross-references component designators to SCI stock numbers.
SECTION 6, GLOSSARY decodes abbreviations appearing on SCI documentation.
SECTION 7, APPENDIX contains selected data sheets.
Your response to the questionnaire on the next page will help us monitor our publication's usefulness.

## About The Second Edition

In addition to the original revision 3.0 data (with a few corrections), the following material covering later refinements of the instrument has been added. The revisions occured chiefly in the microcomputer's memory configuration, added PITCH and MOD CV inputs, and in the addition of a serial interface for communication with the Model 1005 Polyphonic Sequencer or Model 1001 Remote Keyboard.

SECTION 8, THEORY discusses the hardware changes comprising revisions 3.1 and 3.2.
SECTION 9, PROGRAMMING covers use of the serial interface.
SECTION 10, DOCUMENTS contains schematics and pictorials for revisions 3.1 and 3.2.
SECTION 11, SERVICE includes instructions for updating a 3.0 or 3.1 instrument to level 3.2, for using the diagnostic memory tests, and for an added adjustment on PCB 3.

## Table of Contents

SECTION 1 MECHANICAL
1-0 GENERAL ..... 1-1
1-1 PRECAUTIONS ..... 1-1
1-2 SERVICE POSITION ..... 1-1
1-3 PCB 4 VOICE BOARD ..... 1-3
1-4 PCB 3 COMPUTER BOARD ..... 1-4
1-5 PCB 1/2 CONTROL PANELS ..... 1-5
1-6 KEYBOARD ..... 1-6
SECTION 2 THEORY
2-0 GENERAL ..... 2-1
2-1 SYNTHESIZER BACKGROUND ..... 2-1
2-2 THE PROPHET ..... 2-4
2-3 ANALOG SYNTHESIZER DESCRIPTION ..... 2-7
2-4 OSCILLATOR A, B AND LFO ..... 2-8
2-5 MIXER AND AMOUNT VCAS ..... 2-9
2-6 FILTER ..... 2-9
2-7 ENVELOPE GENERATORS ..... 2-9
2-8 AUDIO OUTPUT ..... 2-10
2-9 MICROCOMPUTER SYSTEM DESCRIPTION ..... 2-10
2-10 MICROPROCESSOR, MEMORY, AND I/O INTERFACE ..... 2-12
2-11 CONTROL MATRICES ..... 2-15
2-12 ADC, DAC, AND CV OUTPUTS ..... 2-16
2-13 TUNE AND A-440 ..... 2-19
2-14 SEQUENCER INTERFACE ..... 2-20
2-15 CASSETTE INTERFACE ..... 2-21
SECTION 3 DOCUMENTS
3-0 DOCUMENT LIST ..... 3-1
3-1 DOCUMENT NOTES ..... 3-1
SECTION 4 SERVICE
4-0 GENERAL ..... 4-1
4-1 OSCILLATOR A TEST ..... 4-3
4-2 OSCILLATOR B TEST ..... 4-4
4-3 MIXER AND NOISE TEST ..... 4-5
4-4 UNISON AND GLIDE TEST ..... 4-5
4-5 FILTER TEST ..... 4-6
4-6 AMPLIFIER TEST ..... 4-6
4-7 LFO AND WHEEL-MOD TEST ..... 4-7
4-8 POLY-MOD TEST ..... 4-8
4-9 FINAL TEST ..... 4-9
4-10 POWER SUPPLY TRIM ..... 4-10
4-11 PITCH WHEEL TRIM ..... 4-10
4-12 MASTER SUMMER OFFSET TRIM ..... 4-10
4-13 WHEEL-MOD LFO VCA BALANCE ..... 4-10
4-14 DAC GAIN, ADC GAIN, SEQ INTERFACE TRIM ..... 4-11
4-15 WHEEL-MOD NOISE VCA BALANCE ..... 4-11
4-16 VCO SCALE TRIM ..... 4-12
4-17 POLY-MOD FILTER ENVELOPE VCA BALANCE ..... 4-13
4-18 POLY-MOD OSCILLATOR B VCA BALANCE ..... 4-13
4-19 FILTER ENVELOPE AMOUNT VCA BALANCE ..... 4-14
4-20 FILTER TUNING ..... 4-14
4-21 FINAL VCA BALANCE ..... 4-16
4-22 VOICE VOLUME ..... 4-16
SECTION 5 PARTS
5-0 CHASSIS ..... 5-1
5-1 PCB 1 ..... 5-1
5-2 PCB 2 ..... 5-1
5-3 РСВ 3 ..... 5-2
5-4 PCB 4 ..... 5-4
5-5 PCB 5 ..... 5-8
5-6 BILL OF MATERIALS (TOTAL ITEMS) ..... 5-9
SECTION 6 GLOSSARY
SECTION 7 APPENDIX
CA3280 Dual Operational Transconductance AmplifierCEM 3310 Voltage Controlled Envelope CeneratorCEM 3320 Voltage Controlled FilterCEM 3340/3345 Voltage Controlled Oscillator
SECTION 8 THEORY
8-0 INTRODUCTION
8-1 REVISION 3.1 COMPUTER and POWER SUPPLY ..... 8-1
8-2 REVISION 3.2 COMPUTER and USART ..... 8-1
8-3 REVISION 3.2 ANALOG and POWER SUPPLY ..... 8-28-4
SECTION 9 PROGRAMMING
9-O INTRODUCTION
9-1 Data Format ..... 9-1
9-2 Error Checking ..... 9-1
9-3 Status Bytes ..... 9-2
9-4 STATUS 0: SEND KEYBOARD and PROGRAM ..... 9-2
9-5 STATUS 1: ACK, RECEIVE KEYBOARD and PROGRAM ..... 9-3
9-6 STATUS 2: TRANSPOSE ON ..... 9-3
9-7 STATUS 3: SAVE TO TAPE ..... 9-4
9-8 STATUS 4: LOAD FROM TAPE ..... 9-4
9-9 STATUS 5: CLEAR TRANSPOSE ..... 9-5
9-10 STATUS 6: INITIALIZE SEQ LOWER PROGRAM ..... 9-5
9-11 STATUS 9: DISABLE TUNE ..... 9-6
9-12 STATUS A: ENABLE TUNE ..... 9-6
9-13 STATUS B: RECEIVE PROGRAM CHANGE ..... 9-6
9-14 STATUS C: SYSTEM CONNECT ..... 9-6
9-15 STATUS E: RECEIVE SHORT KEYBOARD DATA ..... 9-6 ..... 9-6
SECTION 10 DOCUMENTS
10-0 DOCUMENT LIST10-1
SECTION 11 SERVICE
11-0 INTRODUCTION
11-1 REVISION 3.2 RETROFIT KIT INSTRUCTIONS ..... 11-1
11-2 REVISION 3.0 MEMORY TEST ..... 11-1
11-3 REVISION 3.1 MEMORY TEST ..... 11-4
11-4 REVISION 3.2 MEMORY TEST ..... 11-4
11-5 WHEEL-MOD BALANCE TRIM ..... 11-5 ..... 11-6
SECTION 12 PARTS
REVISION 3.2 COMPONENTS

## SECTION 1 MECHANICAL

## 1-0 GENERAL

This section shows how to remove the Prophet's main assemblies. Not all of the procedures given here should be necessary at any one time. For some service situations you will only need to separate the top and bottom panel assemblies and arrange them as shown in Figure 1-0. This configuration, discussed in paragraph 1-2, allows access to all trimmers on PCB 4 and most trimmers on PCB 3. However, for some PCB 3 trims you will have to swing-out or completely remove PCB 4, as discussed in paragraph 1-3.

## 1-1 PRECAUTIONS

Observe the following precautions when working on the Prophet:
SWITCH POWER OFF AND CHECK $115 / 230 \mathrm{~V}$ SWITCH ON BACK PANEL BEFORE CONNECTING PROPHET TO POWER OUTLET OR AMPLIFIER.

NEVER TOGGLE 115/230V SWITCH WITH POWER ON.
TRIMMING, OF COURSE, MUST BE PERFORMED WITH POWER ON. SO AVOID THE POWER SUPPLY PRIMARY CIRCUITRY, WHICH CONDUCTS LETHAL VOLTAGE.

SWITCH POWER OFF BEFORE DISCONNECTING OR CONNECTING ANY CIRCUITRY, OR REMOVING OR INSTALLING PCBs.

IMPORTANT! WHENEVER THE AUDIO CABLE IS DISCONNECTED, PCB 3 MUST BE GROUNDED TO THE BACK PACK PANEL.

DO NOT BEND OR STRAIN THE PCBS. OTHERWISE MAY CAUSE TINY BREAKS IN THE PRINTEDCIRCUIT TRACES WHICH WILL BE EXTREMELY DIFFICULT TO FIND.

TO REPLACE SOLDERED COMPONENTS SWITCH POWER OFF, REMOVE THE PCB COMPLETELY FROM THE INSTRUMENT AND DESOLDER FROM BOTH SIDES. USE A VACUUM SYRINGE OR DIP DESOLDERER. KEEP VACUUM SYRINGES CLEAN TO PREVENT THEM FROM SPRAYING MOLTEN SOLDER. DON'T OVERHEAT THE PADS. WORK CAREFULLY!

## 1-2 SERVICE POSITION

TO PREVENT DAMAGE TO THE TOP PANEL, KEYBOARD, OR WOODWORK, USE A CARPETTED OR SIMILARLY-COVERED WORK SURFACE WHEN OPENING THE BOX.

To set up the Prophet for service first switch power off, unplug power cord, and turn instrument over to expose bottom panel. Remove two large screws near front feet. Remove eleven screws around perimeter of bottom panel.

Holding top and bottom panel assemblies together, turn the Prophet right-side-up again. Remove four screws along top edge of back panel. Slowly slide the top panel assembly forward-about nine inchesso when raised the control panel will clear the large power supply capacitors.


Raise the top panel assembly to service position shown. For best stability both top panel side back edges should rest on the bottom panel. Actually, the top panel upper edge rests on the back panel cable. This is normal; but a small (half-inch) prop may be added to improve stability.

The instrument can operate normally in this position. Of course its operating temperature will be far below normal. This may slightly affect adjustments or the performance of certain ICs.

REMEMBER THAT IN SERVICE POSITION THE TOP PANEL ASSEMBLY BALANCES ON ITS REAR EDGES. DON'T UPSET THIS BALANCE BY PUSHING TOO HARD WHEN PROBING OR TRIMMING.

When reassembling the Prophet, turn instrument over and first start two large screws near front feet. Then start bottom and back panel screws to obtain overall alignment before tightening all screws.

## 1-3 PCB 4 VOICE BOARD

PCB 4 may be swung-out and operated under power. For this set-up, switch power off, remove screws identified in Figure 1-0 in the order suggested, and position board on insulation as shown in Figure 1-1.


Figure 1-1
PCB 4 SWINGOUT

TO PREVENT GROUND LOOPS, PCB 3 IS GROUNDED ONLY THROUGH THE AUDIO CABLE TO THE BACK PANEL. THEREFORE, WHENEVER THE AUDIO CABLE IS DISCONNECTED, PCB 3 MUST BE TIED TO THE BACK PANEL.

CAREFUL! DON'T ALLOW PCB 4 TO SHORT AGAINST STANDOFFS FROM PCB 3 OR AGAINST THE BOTTOM PANEL.

To remove W2, completely switch power off and disconnect voice power cable at P303 on PCB 3 (see Figure 1-0). Also remove PCB $3 / 4$ interconnect at P401 on PCB4, with a gentle "see-saw" motion. Detach audio output cable from P402.

When reconnecting voice power and audio output cables, be sure tabs interlock. Also be sure the PCB $3 / 4$ interconnect is correctly mated and firmly seated at P304 and P401.

## 1-4 PCB 3 COMPUTER BOARD

PCB 3 is held by the screws identified in Figure 1-2, and by two direct connectors to PCB 2, behind it. To remove PCB 3 first remove PCB 4. Disconnect back panel cable from P302 and wheel cable from P301, remove screws, and pull while rocking the board to minimize stress.


Figure 1-2
PCB 3 MOUNTING

When replacing be sure all connector pins are correctly mated with PCB 2 before fastening screws. Alignment is insured by machine screw holes with their standoffs. Remember to reconnect the wheel cable, too, before replacing PCB 4 . When reconnecting wheel and back-panel cables, be sure tabs interlock.

Once PCB 3 and PCB 4 have been removed, control panel removal involves pulling off all knobs, unscrewing all potentiometer mounting nuts-using a half-inch nutdriver-and removing screws identified in Figure 1-3.


Figure 1-3
PCB 1/2 MOUNTING

When replacing, check keyboard cable, that all pots fit correctly through the front panel, and that switches operate freely before tightening pot nuts.

After removing PCB 3 and PCB 4, turn the top panel assembly over and disconnect keyboard cable at J201 (see Figure 1-3).

Figure 1-4 details keyboard mounting. At both ends, remove keybed supports by first removing keybed screws then rear keyboard mounting screws. Remove front keyboard mounting screws. The entire keyboard will slide out of the case-and back in-as shown in Figure 1-5.

CAREFUL! DURING THIS OPERATION THE J-WIRES FOR THE LOWEST AND HIGHEST KEYS ARE VULNERABLE TO DAMAGE FROM COLLISION WITH THE KEYBOARD MOUNTING BRACKETS. WHEN REPLACING CHECK J-WIRES AT EACH END OF KEYBOARD FOR CONTACT WITH BUS BAR.

Also, remember to attach the wheel ground lug.


Figure 1-4
KEYBOARD MOUNTING


Figure 1-5
KEYBOARD REMOVAL

## 2-0 GENERAL

This section explains the Prophet's theory of operation. First a general description relates the Prophet to the basic analog synthesizer and introduces the concepts central to the Prophet's advances over conventional performance instruments: programmability and polyphony. Then the analog synth and microcomputer functions are covered and their sub-circuits detailed. Throughout it is assumed the reader is already familiar with Prophet-5 operation (see Operation Manual CM1000B).

## 2-1 SYNTHESIZER BACKGROUND

The synthesizer is a new instrument but the urge to set technology in search of music is quite old. Consider the pipe organ; of traditional instruments, most like the synthesizer. The organ achieved its broad dynamic, pitch and timbral ranges through intricate mechanical arrays; for generating steady wind, transferring key action to pneumatic valves for each note, activating ranks of pipes, and to couple pedalboards and keyboards. Later, the bellows tremolo and pedal-operated swell shutters were added for dynamic and timbral expression. As the organ expanded into larger halls pneumatic and hydraulic devices were developed to isolate the keyboard from the force required to key more pipes at higher wind pressure. With the advent of electricity the keyboard and drawknobs, formerly levers, became switches. Elaborate relay banks now drove solenoid valves for each pipe. More recently, electronic organs-in many variations-have relied on motor-driven tone generators or switch/relay banks for oscillator frequency division or waveform addition or shaping. Another influential technology, the tape recorder captured natural, instrumental, and electronic sounds for new uses and stimulated the idea of composing music not performable "in real time" on conventional instruments. A few keyboard instruments have been directly based on tape mechanisms.

Now, what is a synthesizer? It can be distinguished from the organ or tape recorder by reliance on electronic rather than mechanical devices to generate and modify sound. Except for performer's controls a synth need have no moving parts. (Even this exception may one day disappear.) Thus it is far more flexible and controllable than an organ. In contrast to organ or tape technology, voltage control (VC) allows the immediate and precise adjustment of the basic parameters of an audio stage such as oscillator (VCO) or filter (VCF) frequency, or amplifier (VCA) gain, by a signal from another VCO, an envelope generator (ENV GEN), keyboard (KBD) or sequencer (SEQ). Most music is analyzable into elements replicable by a few VC-modules. For example, if a synth imitates a drum or piano it is not by being a (mechanical) percussion instrument, but by simulating the dynamic envelope accompanying percussive sounds with a VCA under control of an ENV GEN.


Figure 2-0
MONOPHONIC ADDITIVE SYNTHESIS


Figure 2-1

## MONOPHONIC SUBTRACTIVE SYNTHESIS

Besides a dynamic envelope a musical voice usually has a pitch and timbre which consists of a fundamental and a number of harmonic frequencies-all of varying relative strengths. Pitch and timbre synthesis raises a distinction between two techniques, diagrammed in Figures 2-0 and 2-1. The first technique, additive synthesis, might create a timbre by summing the output of several sine-wave VCOs for the fundamental and each harmonic. In contrast, subtractive synthesis can start with one sawtoothwave VCO generating the fundamental with extensive harmonics, then obtain the desired timbre by subtracting unwanted harmonics with a low-pass VCF.

The additive and subtractive techniques have encouraged the development of two types of instruments, roughly, "studio" and "performance." Actually most organs use additive synthesis, but since with a synth one can individually control the level of each harmonic over time additive synthesis may be potentially more accurate for synthesizing a particular sound. Whether additive or subtractive, studio synths may be configured from dozens of modules interconnected by patch cords. The modules have knobs to establish the initial settings of VC-parameters such as initial frequency (FREQ), pulse width (PW), and resonance (RES). But the flexibility and complexity of modular synths has discouraged their live use on stage because significant sound changes often require repatching modules and precisely checking knobs. Favorite, complex sounds take a long-time to create, and almost as long to recreate on a modular synth. So these monophonic (one-voice) synths instead feed multi-track recorders on which polyphonic interpretations or compositions are actually orchestrated.

A comparison of the number of modules and interconnections depicted in Figures 2-0 and 2-1 shows why the subtractive configuration has become the popular technique for performance synths. Subtractive synths may be smaller, so, more portable. Their patches will not be as elaborate, so, easier to change. Originally, performance synths were monophonic. Or they exploited organ technology so more than one note could be played at a time. "Preset" switches that select fixed patches supplanted many modular controls. Though one could certainly change sounds quickly by using them, many players have found preset synths unsatisfactory because they eliminate an essential part of synth musicianship-control of the sound itself. Some manufacturers have offered partially-programmable instruments. But before the Prophet appeared it was not possible for a keyboardist to instantly select his or her own customized synth sounds and play them polyphonically.

## 2-2 THE PROPHET

The Prophet is a subtractive, analog synthesizer suitable for performance or studio use. It provides instantaneous patch repeatability and polyphonic capability without the limitations of organ technology or fixed presets. The term "digital-analog hybrid" is often used to describe the Prophet. It means the digital computer controls the analog audio sources and modifiers. The computer itself generates no sound (except for the A-440 reference).

Figure 2-2 diagrams the Prophet at the most general level. Instead of controlling the synth directly, the keyboard and most controls are processed through a microcomputer system. The system provides a way to store all of the switch and knob settings which form a patch, and solves the problem of generating five sets of oscillator (OSC) and filter (FILT) CVs and GATEs from a single keyboard. The Common Analog circuitry mixes the few non-processed controls with processed signals for the voices. Although only one voice is depicted on the control panel, the black knobs and switches patch the five voices identically. This makes the voices homophonous-they sound alike-with pitch differences corresponding to (at most) five simultaneously-held keys.


Figure 2-2
PROPHET GENERAL BLOCK DIAGRAM
Figure 2-3 shows the principle functions of the four main blocks. Beginning with AUDIO OUT, the voice outputs are combined and overall volume set by the VOL VCA controlled directly from the control panel. Each voice is a complete synthesizer with two VCOs, a MIXER, VCF, FINAL VCA, and two ENV GENs. Each of the ten VCOs has its own FREQ CV, which allows the computer to individually fine-tune them and allows the voices to follow separate keys. Each voice receives its own GATE, which triggers the two envelope generators with each keystroke.

All switch commands and most CVs are generated by the computer. Non-processed CVs include MASTER TUNE, PITCH-bend, and WHEEL-MODulation which are mixed in the Common Analog circuitry. The Common Analog circuitry also requires a few switch commands.

The microcomputer performs the task of voice assignment. It decides which held keys sound which voices through the OSC and FILT CVs and GATEs. Voice 1 is assigned to the first key hit, Voice 2 to the second key, and so on. After the five initial assignments the system is "last note priority." The earliestused voice is reassigned to each new note played. Repeated notes key the same voice. For example, holding C, D, E, F, and G, sustains Voices 1, 2, 3, 4, 5, respectively. Adding A "steals" Voice 1 from the C-key, whose pitch disappears even though the key may still be held.


VOICE I


In UNISON (monophonic) mode a UNISON CV derived from the lowest note played on the keyboard becomes the main pitch control for all voices through the Common Analog circuitry. The five GATEs occur simultaneously, but the envelope generators only re-trigger if no keys are held.

The microcomputer system itself consists of the microprocessor or CPU, memory (MEM), and input/output ( $/$ /O) interface. The CPU executes the program permanently residing in the read-only memory (EPROM). This program determines how the various input devices-keyboards, switches, and knobs-are "read", and how "data" generated by them is "processed" to control the synthesizer. The Scratchpad RAM is the CPU's work area. It holds data representing the current status of the keyboard and all controls. Control status depends on the operational mode. In MANUAL mode the control data corresponds to the current settings of the black, programmable knobs and switches. If desired this data can be recorded from Scratchpad to the Non-Volatile Memory (NV RAM). Then, in PRESET mode, selecting recorded programs moves them from NV to Scratchpad, reprogramming the synthesizer for that sound. The EDIT feature allows one to alter individual control settings in Scratchpad, which can then be recorded to supplement or replace the original program in NV RAM.

The remainder of this section discusses the Prophet's actual analog and microcomputer circuitry. Each sub-circuit is described functionally in relation to its block diagram. Principal ICs and any uncommon designs are explained. However the function of common linear, TTL, and MOS ICs is not covered because anyone contemplating technical work on the Prophet must already be familiar with, for example, combinational logic and op amp circuits.

## 2-3 ANALOG SYNTHESIZER DESCRIPTION

The definitions of the various CV and switch commands in the analog synthesizer must be clear before the Voice and Common Analog sub-circuits can be discussed. Referring to Figure 2-4, the Common Analog circuitry includes the master summers (MSUMs), Glide, and WHEEL-MOD circuits. The MSUMS produce five Common Analog output CVs: A SUM, B SUM, PW A SUM, PW B SUM, and FILT SUM CV. These enable simultaneous pitch control and modulation for the voices, as follows.

R104 MASTER TUNE (MTUN) and R1 PITCH wheel adjust OSC A and B frequency directly-that is, without computer processing-through A SUM CV and B SUM CV. To prevent interference with the TUNE routine (see paragraph 2-13), the switches shown disconnect these controls during the TUNE routine. In UNISON mode the KBD component of the FREQ CV appears through the UNISON CV. The OSC B KBD and FILT KBD switches are for keyboard tracking in UNISON mode. UNISON CV is processed through the Glide circuit which, essentially, delays quick changes in UNISON CV as GLIDE CV increases. The OSC B MSUM is similar to OSC A. FILT SUM CV mainly consists of the FILT CTF CV (which follows the FILT CUTOFF KNOB). An external FILT CV IN can be added through the back panel.

The W-MOD signal, switchable to any MSUM consists of pink noise or LFO output as determined by the W-MOD SOURCE MIX CV. CV inversion to the LFO VCA allows the NOISE and LFO levels to move in opposite directions for a single CV. The MOD wheel sets this mixture's output level to selected MSUMs.

Besides the Common Analog output CVs there are two types of computer-output CVs which terminate at the voices. First, Patch CVs control all five voices identically. For example, all five Amplifier Envelope Generator attack times will be equal for any patch, so the Amplifier Envelope Generator ATK CV is wired to the same terminal on all five AMP ENV GENs. Other Patch CVs include MIX OSC A, P-MOD ENV AMT, and FILT RESONANCE. Second, the Individual CVs determine the frequency of a single VCO or VCF alone. Each voice has two OSC S/H CVs and one FILT S/H CV. These signals contain the polyphonic KBD component of the total FREQ CV applied to these devices. The ten OSC S/H CVs also contain INIT FREQ control-actually common to the OSC As or Bs-and the TUNE "biases", which fine-tune each VCO.

All processed CVs originate from the computer at a separate Sample/Hold (S/H). This circuit is discussed in paragraph 2-12, but for introduction Figure 2-4, Detail A shows a typical S/H used with VC-devices. Detail B adds a voltage-to-current converter (V-C CONV) required to control the operational transconductance amplifiers (OTAs-see paragraph 2-5) used as "VCAs" in all places. Twenty-three S/Hs on PCB 3 supply the Common Analog and Patch CVs and fifteen $\mathrm{S} / \mathrm{Hs}$ on PCB 4 supply the Individual OSC and FILT CVs.

Voice 1 is used for explanatory purposes, below. The five voices are functionally identical. See schematics SD431 and SD334.

## 2-4 OSCILLATOR A, B, AND LFO

The Prophet's eleven oscillators-two per voice, plus one LFO-are based on the CEM 3340 integrated VCO. The IC is scaled at 1 V /octave. This means an overall CV change of exactly 1 V ideally produces a pitch change of exactly one octave. So a CV change of $1 / 12 \mathrm{~V}(83.3 \mathrm{mV})$ changes pitch by one semitone. In the voices the basic oscillator range is nine octaves; resulting from $0-5 \mathrm{~V}$ supplied by the KBD and $0-4 \mathrm{~V}$ supplied by the OSC FREQ knob through the OSC S/H CV (see Figure 2-4). While most CVs in the Prophet are quantized by only the most significant seven bits of a fourteen-bit DAC into $12883.3-\mathrm{mV}$ steps ( $128 \times 0.0833 \mathrm{~V}=10.67 \mathrm{~V}$ ), the OSC S $/ \mathrm{H} \mathrm{CVs}$ are quantized by the full fourteen bits into $16,384651-\mathrm{uV}$ steps ( $16,384 \times 0.000651=10.67$ ). This finer resolution allows the TUNE circuitry to tune the oscillators to within 1/128 semitone. It also allows the SCALE MODE feature, where each note can be raised or lowered by up to a semitone. (For further information, see under DAC and TUNE, paragraphs 2-12 and 2-13). In UNISON mode the KBD CV is routed through the Glide circuit and the OSC MSUMs.

Additional OSC 1A FREQ control is created on Voice 1 itself through the POLY-MOD circuit. The P-MOD FREQ A switch applies a CV mixed from the P-MOD FILT ENV and P-MOD OSC B AMT VCAs to the OSC 1A CV SUM input. OSC 1A's pulse width is controlled by two CVs at the OSC A PW SUM. First PW A SUM CV originates in the Common Analog circuitry as the sum of OSC A PW and W-MOD PW A (if ON). Second, the P-MOD PW A switch can add a CV mixed from the FILT ENV GEN and/or OSC B. When on, the OSC A SYNC switch tunes OSC A to harmonic frequencies of OSC B or changes OSC A's timbre when the two are not in harmonic relation. This occurs independently of whatever OSC B waveforms are switched on.

OSC B is similar to OSC A except that besides being a pitch source it can be a modulation source through POLY-MOD, and can operate as an LFO with or without KBD control. In the OSC B MSUM, the OSC B LO FREQ switch adds a -7.5 V offset through B SUM CV. To provide adequate control range, the INIT FREQ control doubles its range (to 9 V ) when OSC B LO FREQ is ON.

The LFO itself is not controlled by the keyboard, and its pulse width is fixed at $50 \%$ (square wave). Its output is a modulation CV effective through the five MSUMs.

Details of the 3340 and associated components can be found on its Data Sheet in the Appendix. All 3340 outputs are positive-going. But using the LFO and OSC B as a modulation source requires their triangle peaks travel as far negative as positive for smooth vibrato. On Voice 1, circuitry containing U451-1 (see SD431) shifts down the dc-level of the triangle to be symmetrical about ground.

While creating a symmetrical signal for modulation, the triangle level-shifting poses a slight problem for the 4016, which is basically designed to pass only positive voltages. Figure 2-4, Detail C shows the basic circuit used for switching all bipolar signals in the Prophet. Instead of being grounded, the Vss pin is biased slightly-negative, allowing the switch to pass slightly negative voltages. Diodes at each switch input protect the switch by clamping negative voltages to not exceed the diode drop, which is also the negative bias value $(0.6 \mathrm{~V})$. Where a bipolar voltage (such as P-MOD OSC B with OSC B TRIANGLE on) is being switched, the level must be sharply attenuated. where a current (such as all summing nodes) is being switched, the only voltage developed is by the 4016's ON resistance ( 300 ohm, typical) since the op amp node following the switch is a virtual ground.

## 2-5 MIXER AND AMOUNT VCAs

The Mixer on each voice sets the level of selected OSC A or B waveforms sent to the filter. Noise level is set in one place for all voices. All of the Prophet's VCA circuits use the RCA 3280 dual operational transconductance amplifier (OTA). The OTA is similar to the typical op amp in input and open-loop gain characteristics but the output is current rather than voltage. (So there must be a load to develop any significant voltage.) The magnitude of the output current is equal to the product of the transconductance (rather than the voltage gain) and the input voltage. The transconductance is adjusted by the amplifier bias current (labc) at pins 3 and 6 (see Appendix). A second terminal, Id at pins 1 and 8 control the transfer characteristic (as shown on Data Sheet). In effect, Id controls the input impedance of the OTA. For example, with Id cut off, as at U464-1 MIX OSC A, U464-8 MIX OSC B and U428-1 P-MOD OSC B, Zin ranges 100 Kohm. With Id active, as at U477-1 FINAL VCA, U422-1 P-MOD ENV and U422-8 FILT ENV, Zin ranges 600 ohm .

Since the 3280 is controlled by current, the term CV is not accurate in this context. All 3280 "CVs" are converted to control currents by a 2N4250 PNP transistor as shown in Figure 2-4, Detail B.

In most places, BALANCE trimmers cancel OTA dc-offset, ensuring that even with maximum labc, there is no output with no input signal.

The OTA is the central component in the Glide circuit, which also contains current mirror Q309 and voltage follower U380-1. GLIDE OUT CV is fed back to the OTA input so positive or negative current will flow if there is a difference between it and UNISON CV. When GLIDE CV is 0 , labc will be maximum because the diode-connected current source biases the other transistor's emitter 0.6 V above ground. Transconductance will therefore be maximum, so plenty of current is available to charge C376 and GLIDE OUT CV will follow UNISON CV very closely. However as GLIDE CV increases, labc decreases, reducing the rate of charge to C376. It will thus take longer for GLIDE OUT CV to approach UNISON CV. This creates a slew between the discrete voltage steps of the input UNISON CV.

## 2-6 FILTER

The Prophet's five low-pass filters are based on the CEM 3320 integrated VCF. Its scale matches the VCO scale of $1 \mathrm{~V} / \mathrm{OCT}$, so is also adjusted in semitones by $83-\mathrm{mV}$ DAC steps. Filter frequency is controlled by three CVs summed by U433-7 FILT FREQ SUM. FILT $1 \mathrm{~S} / \mathrm{H}$ is the Individual CV, FILT SUM CV is the Common Analog output, and the P-MOD FILT switch can add a POLY-MOD CV. R4133 adjusts the FILT FREQ SUM gain.

Details of the 3320 and associated components can be found on its Data Sheet in the Appendix.

## 2-7 ENVELOPE GENERATORS

The FILT and AMP ENV GENs are based on the CEM 3310. Its output is a positive dc-voltage whose level changes over the time periods set by the input timing CVs. When applied to the VCF and FINAL VCA, the transient voltage determines the frequency and amplitude contours of the voice.

FILT ENV GEN output to the FILTER is controlled by the FILT ENV AMT VCA. (There is no comparable attenuator for the AMP ENV GEN.) Note the P-MOD FILT switch is a redundant path for the FILT ENV GEN output. The switch is provided for OSC B to modulate the FILTER.

Details of the 3310 and associated components can be found on its Data Sheet in the Appendix.
Note that the ATK, DEC, and REL times are controlled by 0 to -5 V and the SUS level is set by 0 to +5 V . Accordingly, the computer inverts its normal 0 to +10 V output so +10 V corresponds to minimum, and 0 corresponds to maximum time. The resistor network shown for the AMP ENV GEN (R415, R407, R402...R403) divides the 10-V range by two and performs the required negative level-shift. The FILT ENV GEN is controlled in the same way.

## 2-8 AUDIO OUTPUT

As shown in Figure 2-4, the VOL CV follows a long path from its source on PCB 3 to the back panel, up to the control panel, and back to PCB 4. If external dynamic control such as a footpedal is used, it (instead of U372) supplies VOL CV through R113. (When troubleshooting for no audio output, check J7).

R4545 in series with $\cup 481$ minimizes the possibility of oscillation with capacitive loads. R4544 reduces hum resulting when the Prophet is switched off but left connected to an energized amplifier.

## 2-9 MICROCOMPUTER SYSTEM DESCRIPTION

A microcomputer system consists of electronic hardware and program "software." The microprocessor (or CPU) constantly reads the program instructions from read-only memory (EPROM) which directs the processing of inputs such as switch actions, knob settings and keystrokes into switch commands and CVs for the synth. This section concentrates on hardware functions associated with this processing. The assembly-language program itself is not covered in depth as it is proprietary. But knowledge of the program is not required either to learn how the Prophet operates or to service it. In fact a good deal about what the program must do can be inferred from a thorough understanding of what the hardware does.

See Figure 2-5. If you are unfamiliar with microcomputers you might find it helpful to focus on the Data Bus, to which the CPU, Memory, and all input/output ( $1 / \mathrm{O}$ ) devices connect. All processing is communicated over this bus. But since the bus can signify only a byte (comprised of eight bits) at a time, data must be transferred sequentially, a byte at a time. Conflicts between data senders and receiversactually, bus drivers and latches-are prevented by Chip Selects (CS) generated by the Memory Address, Input Port, and Output Port Decoders. Each memory device, bus driver or latch can only send or receive data when its CS is active, and no two CSs can occur at once. Each CS is decoded from a unique combination of Address and Control Bus signals. All memory devices have A0-A9 in common. These lines signify up to 1024 ( 7 k ) addresses. Individual memory devices are differentiated by decoding A10-A12 and -MREQ into CSs which select the appropriate 1-K block. The I/O Port Decoders share A0-A5 with Memory, but only issue CSIs or CSOs when -IORQ goes low. While -MREQ and -IORQ indicate Memory or I/O can "converse" with the CPU, -WR and -RD indicate the direction of the transfer is from or to the CPU.

The Scratchpad RAM contains tables which represent the status of the switches, keyboard and knobs. In PRESET mode the Scratchpad's switch and knob tables are loaded by data from NV RAM when the current program is selected. NV RAM contains 40 such sets of programs. In PRESET pressing a switch or turning a knob is an EDIT operation which changes the Scratchpad tables, but has no effect on the original program in NV RAM unless the EDITed tables are specifically recorded (in place of the original program).

Paragraphs 2-11 and 2-12 detail how the input circuits generate data which controls the synth through the output circuits. Although it may take, for example, several thousand data bus operations to completely scan the keyboard and establish the appropriate oscillator CVs, you perceive no delay between a keystroke and the note produced because of the speed at which the program is executed. The basic program "loops" every 6 ms ( 166 times per second) to maintain the current status of the machine. Any status change such as a keystroke or control operation extends the loop time to about 11 ms .
$\left.\right|_{\text {SEROM }} ^{\text {SEAELENNTFC }}$


Figure 2-5
MICROCOMPUTER ABSTRACT SCHEMATIC

## 2-10 MICROPROCESSOR, MEMORY, AND I/O INTERFACE

Please see Figure 2-5 and schematic SD331. The Power Detector (PWR DET) circuit controls CPU start-up and shut-off through the Clock and -RESET signals. PWR DET also contains battery BT301 which provides back-up power, Vnv, for Non-Volatile (NV) RAM. The NV RAM's low current requirement allows the battery a ten-year life expectancy.

## WARNING! BT30T MAY EXPLODE IF SHORTED FOR ANY LENGTH OF TIME, ALTHOUGH IT WILL USUALLY "JUST" VENT NOXIOUS GASES.

Vnv also powers U309, CMOS quad NOR gate. With power off, inverter-connected U309-10 is high. This high and that through D301 make U309-13 low holding the CPU -RESET. -RESET initializes the CPU and resets its program counter $(\mathrm{PC})$ to execute the instruction in location 0000 once the Clock starts and -RESET goes high.

When power is switched on the CPU CLOCK starts immediately because the lower power supply voltages stabilize before the higher voltages. When power is switched off, the higher supply voltages decay more quickly. If the CPU is being clocked while power rises or falls, the EPROMs could conceivably cause spurious data to be written into NV RAM, since they operate on a higher voltage than the CPU $(+12 \mathrm{~V}$ as opposed to +5 V ). Accordingly, PWR DET immediately resets the CPU when power drops, and disables the NV RAM -CS (see below). Divider R303/R302 monitors the highest power supply voltage, which must achieve full value for U309-10 to go low. This discharges C303 through R3-1 so after about one second U309-3 goes high, starting the CPU. With the power on, D303 provides 5 V for Vnv.

The Data, Address and Control Buses were basically described in the preceding paragraph. A0-A9 set up one out of 1024 addresses on all the memory chips, while the specific $1-\mathrm{K}$ block CS is decoded from A10-A12, -MREQ, and -RFSH. -MREQ actually signifies the Address Bus indeed holds a valid address for a memory read or write operation. Intended for use with dynamic RAMs, -RFSH indicates the Address Bus instead holds a refresh address. Therefore to enable any memory, -MREQ must be low and -RFSH high.

A15, the most significant Address Bus line is gated with the ENABLE RECORD (ENA REC) signal through U320-11. ENA REC is pulled high by R308 unless grounded by the back-panel RECORD ENABLE/DISABLE switch which, of course, prevents unintended recording into NV RAM. Gating A15 in this way means that although NV RAM is read from memory addresses 0 C00-0FFF(H), it is written into through addresses $8 \mathrm{C} 00-8 \mathrm{CFFF}(\mathrm{H})$-rather than just relying on the usual -RD and -WR signals.
-WR indicates the Data Bus holds valid data to be stored in the addressed memory or I/O device. -RD indicates the CPU wants to read data from memory or an I/O device. -IORQ indicates AO-A7 hold a valid address for an I/O operation. The -INT input is discussed in paragraph 2-15.

The Prophet's program is contained in three $27081024 \times 8$-bit ultra-violet erasable programmable read-only memories (EPROM) occupying addresses 000-03FF (ROM0), 0400-07FF (ROM1) and $0800-0 B F F$ (ROM2). Since no write operations are performed into ROM, the appropriate CS is sufficient to place an instruction on the bus.

THE NV RAM which holds the patch programs is made from eight $65081024 \times 1$-bit CMOS static RAMs. Total current demand on the backup battery is 10 uA , or less. Many steps have been taken to protect NV, although cassette storage makes a catastrophic NV RAM failure unnecessary.

TECHNICIANS SHOULD BACK-UP PROGRAMS THROUGH THE CASSETTE INTERFACE BEFORE SERVICING. (IT TAKES ONLY TWO MINUTES.) PLAYERS SHOULD BE ENCOURAGED TO BACK-UP THEIR PROGRAMS ON CASSETTES AND/OR ON BLANK PANEL DIAGRAMS (INCLUDED IN OPERATION MANUALI, SINCE IT IS ALWAYS POSSIBLE FOR PROGRAMS TO BE LOST THROUGH THE COURSE OF SERVICE.

NV RAM read and write operations are controlled by the gated A15 and the -NV CS which is only gated through U309-4 if power is on. -NV CS causes the RAM to latch the address bus and place the addressed data on the Data Bus. The CPU acknowledges receipt of the data by setting -NV CS high. For a memory write operation, -NV WR goes low to set "WRITE MODE," and the data is written when -NV CS returns to a high state.

Two $21141024 \times 4$-bit NMOS static RAMs comprise the Scratchpad RAM. The read and write logic for SPAD is similar to that for NV, with added gating ensuring -WR or -RD is low for the SPAD RAM -CS to appear at U310-8.

U315 is an 8253 Programmable Interval Timer (PIT) used in the TUNE and A-440 circuits. For discussion, see paragraph 2-13.

As mentioned above, the I/O Port Decoders issue chip selects which control input sources and output destinations. Table 2-0 shows how all CSs are specifically decoded. Eight of the fourteen Output -CS undergo a voltage shift from $5-\mathrm{V}$ to $15-\mathrm{V}$ levels. The reason is that the analog switches for $10-\mathrm{V}$ level waveforms in the synth must operate on +15 V , therefore so must the latches which control the switches and, likewise, the decoder which controls the latches. Seven bits of the Data Bus itself are also shifted up. by U327, for compatibility with the high-voltage latches and DAC.

Table 2-0
CHIP SELECT DECODING

| CS NAME | FUNCTION | -MREQ | -IORQ | -RD | -WR | -A10-A12 | A0-A9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM 0 | ROM 0 | 0 | 1 | X | $x$ | 0 | $x$ |
| ROM 1 | ROM 1 | 0 | 1 | X | X | 1 | X |
| ROM 2 | ROM 2 | 0 | 1 | X | x | 2 | X |
| NV |  | 0 | 1 | X | X | 3 | X |
| RAM 1 | SPAD | 0 | 1 | X | X | 4 | x |
| TIMER |  | 0 | 1 | x | x | 6 | x |
| CSIO | KBD/SW | 1 | 0 | 0 | 1 | X | 01(H) |
| CSI1 | CASS/MISC | 1 | 0 | 0 | 1 | X | 02 |
| CSI2 | ADC | 1 | 0 | 0 | 1 | x | 04 |
| CSOLO | LED DRVR | 1 | 0 | 1 | 0 | X | 00 |
| CSOL1 | LED SINK | 1 | 0 | 1 | 0 | X | 08 |
| CSOL2 | KBD/SW DRVR | 1 | 0 | 1 | 0 | x | 10 |
| CSOL3 | POT MUX ADR | 1 | 0 | 1 | 0 | x | 18 |
| CSOL4 | CASS/TUNE | 1 | 0 | 1 | 0 | x | 20 |
| CSOL5 | CLEAR INT | 1 | 0 | 1 | 0 | X | 28 |
| CSOHO | PROG SW 0 | 1 | 0 | 1 | 0 | X | 30 |
| CSOH1 | PROG SW 1 | 1 | 0 | 1 | 0 | x | 31 |
| CSOH2 | PROG SW 2 | 1 | 0 | 1 | 0 | x | 32 |
| CSOH3 | S/H ABC/TUNE | 1 | 0 | 1 | 0 | x | 33 |
| CSOH4 | S/H | 1 | 0 | 1 | 0 | x | 38 |
| CSOH5 | GATES | 1 | 0 | 1 | 0 | x | 39 |
| CSOH6 | DAC LSB | 1 | 0 | 1 | 0 | X | 3A |
| CSOH7 | DAC MSB | 1 | 0 | 1 | 0 | X | 3 B |

$$
\begin{aligned}
1 & =\text { DIGITAL HIGH } \\
0 & =\text { DIGITAL LOW } \\
(H) & =H E X A D E C I M A L \\
X & =\text { DON'T CARE }
\end{aligned}
$$

For troubleshooting, it should be emphasized that most computer malfunctions are caused by failures of devices connected to the Data Bus. For example, any shorted latch input can prevent an entire data line from ever being high. Shorts between data lines will also confuse the computer terribly. Shorts may occur within a device or between the PCB traces. If you suspect a data bus problem try to pick out the line(s) with questionable levels: low should be $0-500 \mathrm{mV}$, high $4-5 \mathrm{~V}$ ( 3.5 V min for CMOS), as shown in Waveform 2-0A. Readings of 1 V or 1.8 V , for example, indicate a failure. The general procedure is to first remove socketed PCB 3 devices: CPU, EPROM, SPAD RAM, and NV RAM-WHICH WILL CLEAR THE PROGRAM MEMORY! If this doesn't locate the problem you may have to cut traces. REMEMBERSINCE THE COMPUTER WAS OBVIOUSLY RUNNING AT ONE TIME, THE SHORT IS MORE LIKELY TO BE DEVICE FAILURE THAN A PC-SHORT, SO BE SURE TO CHECK ALL POSSIBLY BAD COMPONENTS BEFORE CUTTING TRACES. The customary technique is to make the first cut at the electrical center of a bus line to isolate the problem to one half or the other. Then halve the trace again, and so on, until correct levels are restored. To prevent other malfunctions, cut traces should usually be repaired just after they have yielded information on the direction of the short. Note that a short on the high-voltage data bus (DBH) will not usually degrade computer operations since DBH is buffered from DB. However it will be easy to check DBH for malfunctioning switch bits, GATE bits, or S/H addresses.

## A DBO, U311-14

B 2.5 MHz CLOCK


#  

V: 2V/div<br>H: 1 us/div

Waveform 2-0
DATA BUS AND CLOCK

## 2-11 CONTROL MATRICES

This paragraph describes how the computer scans the control panel to learn what keys or switches have been pressed, and to light the LEDs imbedded in switches that are on. As input devices, switches and keys are scanned indentically. In both cases the microcomputer maintains tables in Scratchpad RAM which correspond to the status of the Switch/Keyboard Matrix (SW/KBD MTX). That is, each switch or key has a corresponding memory bit which is set (1) or reset ( 0 ) if the switch or key is on or off. Although similar in structure the switch and keyboard tables are interpreted quite differently. For example the W-MOD FREQ A switch bit causes a digital output to close or open a solid-state switch, and light or extinguish its LED. But a key bit is converted to a key number ( $1-61$ ) which becomes an OSC FREQ CV through the DAC. In addition, the fact of a key going on or off must be stored for voice assignment and generation of the GATEs.

The SW and LED MTX are divided across PCBs 1 and 2; principal components being shown on schematic SD232. The keyboard is wired into the SW MTX through J201. The LED MTX includes all the elements of DS224 dual BANK-PROGRAM display; all seven-segment decoding being done by software.

The program scans the keyboard first. The basic procedure is to activate one matrix row of eight consecutive keys, then check the intercepting columns for the presence of a bit. The resulting data sent to the CPU by the column bus drivers uniquely identifies a combination of switch closures in each row.

Specifically, to scan the first eight keys the CPU sends the number 08(H) to the SW/KBD ROW DECODER by clocking -CSOL2. This selects 58 (U212-18), which holds the first matrix row high. If C0, EO, and GO happen to be held, the number $10010001(91 \mathrm{H})$ will be sent to the CPU when it clocks the bus drivers with -CSIO. This number is then placed in Scratchpad; becoming the first byte in the keyboard table. To read the next key row the CPU increments the driver to set S9, and reads the second key table byte.

Switches are scanned to fill a Scratchpad RAM table in the same way when the CPU sets the driver S0-S4. The diodes wired throughout the SW/KBD MATRIX allow n-key rollover, which is the simultaneous pressing of any number of switches and keys. They prevent switched bits from returning through other closed switches on the same column, which would activate other rows.

For troubleshooting it must be emphasized that most keyboard problems are caused by dirty, bent, or broken J-wires. Dead notes not caused by J-wires usually occur in groups of eight, making it easy to isolate the problem row or column. If a switch does not function and its LED doesn't light, the problem must be in the SW MTX. Check other switches to isolate malfunctions to a single row or column. If the LED lights but the function is not enabled, the problem must be in the corresponding output latch, solid-state switch (4016), or analog circuitry.

The LED matrix operates on the same line-by-line technique used to scan the switches and keys. In fact, the LEDs are "mapped" similarly to the switches so the two tables will correspond. First a number from the Scratchpad LED table representing active LEDs in the first column is latched by the LED DRIVERS U204/5 as port -CSOLO. Then the first column is pulled low-causing current to flow through LEDs whose anodes are being pulled high-through U206-10 by latching data 01(H) to U207/08 LED SINK; port -CSOL1. To output the next column, the CPU sends the next LED table byte to the LED DRIVERS and rotates the LED SINK bit to pull the second-row cathodes low, and so on. The LEDs are therefore not constantly lit, they only seem so due to persistence effects accompanying our sight. Some owners may notice a slight difference in brightness between the BANK and PROGRAM numeric displays, or complain of them flickering while playing. Both effects are normal, resulting from different scan times for each display, and from the lengthening of the "loop" time with each new keystroke.

## 2-12 ADC, DAC, AND CV OUTPUTS

The DAC is the essential interface between the control potentiometers and microcomputer and between the microcomputer and the synthesizer. It is based on the 16-bit, integrated DAC-71-CSB-I. However, at most, 14 bits are used only for precisely controlling the oscillators while, normally, seven bits provide adequate resolution for all other computer-processed CVs. The DAC's full scale voltage is 10.67 V , but most CV s are limited to 10 V by the software.

For editing or manual operation, the DAC performs analog-to-digital conversion (ADC). This is done by outputting one of 24 entries from a Scratchpad RAM table of pot settings, at the same time the actual pot is being sampled through the ADC "window" comparator (ADC CPR). (Actually, the 10-V DAC range is divided by two for comparison with 5 V -range pots.) The comparator signals ADC HI or ADC LO if the pot wiper is actually set below or above the value of the converted table entry. As long as the voltages don't match, the table value is decremented or incremented until they do match. Once all the pots have been checked, a few adjustments are made (depending on the mode of operation), and the DAC again converts the pot values, this time distributing them and the oscillator and filter CVs to the synth. Thus, the DAC output, Vdac, steps between 62 values ( 24 pots +38 CVs ) (during each 6 -ms loop. The POT MUX output, Vmux, assumes the value of the settings of all 24 pots during the first part of each loop. This is shown in Waveform 2-1a. In Waveform 2-1b, Vdac is shown assuming the 24 comparative pot values and the 38 CVs .

## A VMUX, U365-9

B VDAC, U364-7


Waveform 2-1
VMUX AND VDAC

The POT MUX is shown on SD231. Basically, data latched by U211 selects (or, addresses) one of 24 pots at a time, whose wiper voltage becomes the Vmux sent to the ADC comparator. The address latch bits Q0, Q1, Q5 have a decimal value 0-7. Waveform $2-2$ shows Q0 toggling when clocked. Applied to the A, B, C, inputs of U201-03, these bits simultaneously select one of eight inputs on each 4051. When high the I inputs inhibit the 4051; so to select just one pot, Q2, Q3, or Q4 must be low.


Waveform 2-2
POT MUX LATCH

U211's state is undetermined on power-up, since the computer has not yet had time to initialize the POT MUX by setting all inhibits high. U211 might well "come up" with more than one low for Q2, Q3, and Q4. In such cases two or more pots would be connected together at Vmux. The current surge resulting from any significant potential difference between their settings would instantly destroy a 4051, were it not for R203/R206/R209.

To check the pots the CPU first places data 18 H on the bus and clocks the POT MUX address latch with -CSOL3. This sets Q2 and Q4, inhibiting U201 and U202. With Q3 reset ( 0 ), U203 connects R105 FILT ATK wiper from pin 13 to 3 . If the knob is set halfway, +2.5 V (Vmux) will appear at the common input of the ADC CPR, U365-9/10 (see schematic SD332).

Next the CPU takes the first pot table byte from SPAD RAM, places it on the bus, and latches it to the DAC HI latch U337 (and U342-5), port -CSOH7. If we assume this pot has not changed position since the last loop, the converted data should compare with Vmux. Thus data $3 \mathrm{C}(\mathrm{H})$ pulls DAC bits $11,12,13$, and 14 low through U344/45 inverters. The DAC has a current output which U347 converts to voltage, in this case $5 \mathrm{~V}(2.667+1.333+0.666+0.333 \mathrm{~V})$. $\mathrm{R} 334 / 35$ and R 336 divide by two so 2.5 V appears at $\mathrm{U} 364-7$. Since this equals Vmux, neither comparator output goes high. The network containing D306/07, and R366-71 provide "hysterisis", such that the difference between Vdac/2 and Vmux must be more than 34 mV before the comparator will activate. Pot drift is also eliminated through software hysterisis which watches the direction of pot changes. A pot must move two steps in the same direction to qualify as a legitimate change. To check the remaining pots, the CPU latches data 19-1F, 28-2F, and $30-37(\mathrm{H})$ to port -CSOL3. When done, data 38(H) clears the POT MUX. Waveform 2-3 details Vmux.

Having updated its Scratchpad RAM tables of switch and key status and of pot values, the CPU is now ready to output the appropriate CVs. Certain adjustments need to be performed, such as figuring the tuning biases according to the notes to be sounded (see paragraph 2-13), and inverting the envelope generator timing voltages (see paragraph 2-7). If UNISON mode is on, the KBD CVs are removed from the OSC S/Hs. GLIDE CV is also switched on in UNISON.

VMUX, U201-3


2V/div<br>$.2 \mathrm{~ms} / \mathrm{div}$

## Waveform 2-3

VMUX

The CV DMUX is the reciprocal of the POT MUX. In fact it uses the same 4051 devices, though wired so a single input can be routed to one of 38 destinations. As in the POT MUX, CV destinations are addressed by data latched from an output port. And since CV distribution is sequential, a short-term sample/hold $(\mathrm{S} / \mathrm{H})$ analog memory is provided at each destination to ensure the synth is isolated from the pulsing Vdac. Each S/H consists of a low-leakage capacitor in shunt with the non-inverting input of a TL082 JFET-input op amp (BIFET) voltage follower. The BIFET has extremely high input impedance-several thousand megohms. The computer-output process of strobing the $\mathrm{S} / \mathrm{Hs}$ only allows a few microseconds for each $\mathrm{S} / \mathrm{H}$ to acquire a specific value of Vdac. The S/H capacitor is large enough to hold this charge for 11 ms (the longest loop time) but low enough to quickly recharge to a higher or lower Vdac when next strobed. Between strobes, or whenever the 4051 is inhibited, the S/H output remains constant because there is no discharge path for the capacitor. As a practical matter $\mathrm{S} / \mathrm{H}$ output can be expected to "droop" up to $1 / 2-\mathrm{mV}$ over 7 ms . Droop greater than this is usually BIFET failure (input leakage). Of course capacitors can also leak, and if open, will make the $\mathrm{S} / \mathrm{H}$ output pulse.

Using the FILT ATK example above, data $3 \mathrm{C}(\mathrm{H})$ is again sent to the DAC through port - CSOH 7 , producing a Vdac of 5 V (Remember that the six ENV GEN timing CVs are inverted in software). Port -CSOH4 S/H STROBE latch U339 (see schematic SD333) sets S/H $10,11,12,13$, and 14 all high, inhibiting all DMUX 4051s. Port -CSOH 3 latches data 00 . S/H 10 then goes low enabling U357 which strobes C346 and U362-7 with 5 V . 10 returns to a high state, completing the first strobe. In short, the DMUX 4051s are always inhibited while Vdac is changing value.

To set oscillator pitch, first the most significant DAC bits are latched through - CSOH 7 , then the least significant DAC bits are latched through -CSOH6. The Individual CV DMUX is located on PCB 4, controlled by S/H A, B, C, I3, and 14 (see schematic SD430).

The synthesizer and microcomputer circuits employed for polyphony and programmability having been covered, this paragraph explains the third main feature resulting from the Prophet's A/D hybrid technology. The TUNE system has only been briefly mentioned before, but it is responsible for the entire performance of the instrument in the sense that without its corrective influence, the Prophet's ten voice oscillators could not be expected to stay in tune over their nine-octave range. The reasons for this are several.

There are two basic parameters to work with in tuning. One is initial frequency (INIT FREQ) that is, the specification that all ten oscillators sound the same pitch given the same, steady CV. The other is SCALE (or, $\mathrm{V} / \mathrm{OCT}$ ), which desires a predictable pitch change to accompany a specified CV change. INIT FREQ errors can be introduced by any of the many sources of oscillator control. While summing resistors in the Common Analog circuitry are precision-matched, errors may still result from the combination of MTUN, P-BND, W-MOD, UNISON, and FINE (on OSC B). In the voices the A SUM and OSC S/H CV summing resistors and P-MOD FREQ A circuits are error sources. SCALE errors generally occur in the VCO itself. For example, while a CV change from 1 V to 2 V may produce an exact octave interval, a change of 5 V to 6 V might cause a pitch change of greater or less than an octave. All VCOs have this error to some degree somewhere in their range. For an IC, its associated components, such as the SCALE trimmer, can contribute error. Chips age, and their parameters will change with changing temperature-although this effect is significantly reduced with on-chip temperature compensation circuitry (see Appendix).

Actually, TUNE has two stages, only the first of which occurs when the TUNE switch is pressed. In less than ten seconds the microcomputer samples each VCO frequency at octaves, while using successiveapproximation to determine the exact 14 -bit CV required to tune the VCO to a reference. The system measures the period of each oscillation in terms of CPU clock cycles. The difference between the ideal, 83 mV -step CV which should produce the reference frequency and the $14-$ bit, $651-\mathrm{uV} \mathrm{CV}$ which actually does so is called bias. Biases for each oscillator are determined at the ten C's (C0-C9) across the VCOs' full range. The biases are placed in a 200 -byte table in Scratchpad RAM ( 1 bias/oct $\times 10$ oct $\times 2$ bytes/bias). The second stage of TUNE occurs while playing. Whenever an OSC S/H CV is to change in response to a keystroke, the computer determines the new note's position between octave bias-points, and calculates the exact bias for that semitone.

$$
043540
$$

The first stage functions as follows. First the CPU disables the PITCH wheel, MTUN, and UNI CV, by opening switches in their signal paths. The TUNE circuit consists of $1339 / 40$ TUNE MUX (see Figure 2-5 or schematic SD430), U435 TUNE CPR, and Counter (CNTR) 0 and 2 of U315, a three-section 8253 Programmable Interval Timer. (CNTR 1 is used for A-440, discussed below). When activated, the TUNE MUX sequentially connects each oscillator output to the TUNE CPR in the same way the POT MUX samples pots for the ADC CPR. The TUNE CPR converts the sawtooth to pulses. With no input at U435-3, R4158/R4159 hold U435-2 at 1.36 V , so U435-7 is high. U435-3 increases with the positive-going sawtooth, so that when it crosses 1.36 V , U435-7 goes low. R4170 feeds-back the transition to prevent oscillation (hysterisis).

The TUNE flip-flop (FF) must be explained in conjunction with the 8253. The PIT contains three independent, multi-mode, 16 -bit presentable down-counters addressed as memory locations 1800 1802(H), plus a control word register at 1803(H). TIMER -CS must be low for all write or read operations. -WR or -RD indicate the CPU is writing a control word or count, or expecting a count. During initialization (on power-up) each counter's mode is programmed by a byte written into the control word register. CNTR 0 operates in "one-shot" mode. It is programmed to, at first, count one oscillator pulse. But the 8253 actually requires an extra clock pulse -which we call a "fake clock"-to accurately begin the count. Therefore each oscillator sampling is preceded by the fake clock pulse from the TUNE FF, under control of U332, port -CSLO4 (see schematic SD332). After the fake clock pulse, FFD goes high, allowing the TUNE FF to invert TUN MUX through -Q (U322-6).The TUNE FF is then constantly cleared in preparation for each new oscillator pulse.

With CNTR 0 enabled by CNTR EN at U332-5, OUT0 (U315-10) goes low at the first oscillator edge from the TUNE CPR. U321-1 inverts this to a high which gates CNTR 2. CNTR 2 is programmed to count CPU clock cycles, so it decrements at the rate of 2.5 MHz . When CNTR 0 reaches its terminal count, that is, when one pulse (in addition to the fake clock) has been counted, OUTO goes high, stopping CNTR 2. CNTR 2's 16-bit register now represents the number of CPU clock cycles occuring during one period of OSC 1A's sawtooth. This number is compared to a reference. An oscillator that is too sharp will have a lower count than the reference, and vice versa. As long as the count and reference don't match, the CPU adjusts the OSC S/H CV and samples the sawtooth again. Successive approximation starts with the DAC MSB, setting each bit which does not cause the oscillator pitch to overshoot the reference.
After tuning OSC 1A at C3, the reference count is halved to tune C.4, since one cycle at C4 should take exactly half the number of CPU clock cycles than at C3. For octaves C5-C9, the cycle count in CNTR 0 is doubled instead ( $2,4,8 \ldots 32$ ). The C0-C2 biases are actually extrapolated from the curve suggested by the C3-C9 bias table, rather than found by direct measurement because counting such low-frequency pulses would take an inconvenient amount of time. The remaining oscillators are tuned in the same way.

When enabled by U332-12, CNTR 1 simply divides 2.5 MHz by 5682 to produce the $440-\mathrm{Hz}$ square wave summed into the AUD OUT stage (see SD430). To prevent noise, the A-440 input is grounded by U460-9 when not in use, by inverter-connected U461-9.

## 2-14 SEQUENCER INTERFACE

The sequencer interface is intended for use with SCl's Model 800 Digital Sequencer, although the design is flexible enough to interface with many types and qualities of analog inputs. For sequence recording the Prophet outputs the keyboard CV and a trigger pulse for the most recently played note in polyphonic mode, and for the lowest note played in UNISON mode. To playback, the sequencer sends the same CV and trigger pattern to the Prophet, which digitizes the SEQ CV IN for control of Voice 5.

The Prophet's sequencer output (record) circuitry is the same as the synthesizer output circuitry. SEQ CV OUT appears at S/H U350-7 before buffering by voltage follower U348-6 (see schematic SD333). The SEQ TRIG OUT is a bit latched by port -CSOH5, U340-2.

The sequencer input (playback) circuitry is a bit more complex (see schematic SD332). Connecting SEQUENCER.GATE IN closes a switch on J3 grounding U323-10. When port CSI1 is input, this low notifies the computer to process the two SEQ inputs. SEQ CV IN is assumed to be an analog voltage which slews between its various values. The slew rate will vary with the type of sequencer (or other accessory). Ideally, the input device only produces its GATE once its CV output has fully stabilized. However, in the worst case some accessories will continue to slew after producing the GATE. For this reason the Prophet delays the SEQ GATE IN te allow SEQ CV IN time to settle, by using the interrupt (-INT) feature of the CPU.

During initialization the Z-80's interrupt mode is programmed so that a low on the -INT pin forces the program to restart at memory location $38(\mathrm{H})$ (when the interrupt has been software-enabled). This is the starting address of the SEQ HANDLER subroutine. Initialization also clears the -INT through port -CSOL5. U331-12 inverts this -CS to +CLR INT which resets U330-4, making -Q high. U330-13, Q remains low, being held reset by U331-4. When a GATE appears, U331-4 goes low and U331-2 goes high after a 2-ms delay through R311/C316. This high clocks U330-3, producing the -INT pulse at U330-2.

When it receives the -INT, the CPU completes its current instruction, placing the next instruction address and register statuses on the "stack", then enables the SEQ CV IN by latching EN SEQ through port -CSOH4, U339-2 (see schematic SD333). This bit closes switch U371-9, connecting the SEQ CV IN to the ADC CPR. The SEQ CV is then determined through successive-approximation and stored in a Scratchpad table for later addition to Voice 5. After the voltage is processed, the CPU again clears the interrupt. However, this time U330-13 goes high, gating voice 5 , because U330-10 is being held low by the SEQ GATE IN through U331-4. When SEQ GATE IN turns off, U330-13 is again reset.

## 2-15 CASSETTE INTERFACE

The cassette interface hardware is simple (see schematic SD332). For storing on tape, bits are seriallylatched out through MISC output port -CSOL4, U332-7, filtered by R324/C351, and ac-coupled to the recorder input by C352. For loading from tape, the pulses are ac-coupled by C361 and squared-up by the CASS CPR which, as a zero-crossing detector, is insensitive to phase or polarity variations between recorders. R343 and R344 form a divider parallel with divider R342, R430, R337, and R341, each having a threshold of about 0.9 V . D 305 clamps the pulses to not exceed -0.6 V . Read bits are input through MISC input port -CSI1. Since allowance must also be made for speed variation, a technique of counting edges rather than identifying logic states must be used.

Organized as 4024 -byte programs, NV RAM contains 960 bytes. The least-significant seven bits of each byte represents a pot setting of $0-127$ steps, while the MSB represents a switch setting ( $1=0 \mathrm{on}, 0=\mathrm{off}$ ). (When selecting a program in PRESET mode, a set of twenty-four bytes is transferred to the Scratchpad, with the pot bits filling the pot table and the switch bits being regrouped into the switch status table.) Interface timing is based on a unit called a minim, which is equivalent ot 232.4 us. Each bit is transmitted or received over a $12-\mathrm{minim}$ period ( 2.8 ms ), with a few microsecond space between them. To write, the interface simulates frequency-shift keying (FSK) by toggling the output latch every minim to indicate a 1 , and every fourth minim to indicate a 0 . These rates correspond to approximately $2151 \mathrm{~Hz}(1 / 234 \mathrm{us} \times 1 / 2)$ and $538 \mathrm{~Hz}(2151 \mathrm{~Hz} / 4)$. When reading from tape the interface counts the edges received and loads a 1 or 0 into NV RAM depending on whether the number of edges is greater or less than seven. The absolute number of edges need not be detected in any specific period, thus providing range to accommodate wow and flutter in the cassette deck.

## 3-0 DOCUMENT LIST

| SHEET | DOC No. | TITLE | PAGE |
| :---: | :---: | :---: | :---: |
|  | BD031 | INTERCONNECTION | . 3-3 |
|  | PP131 | PCB 1 PARTS ID | 3-4 |
| A | 5D131 | PCB 1 CONTROLS. | 3-5/3-6 |
|  | PP231 | PCB 2 PARTS ID. | . . . 3-7 |
| B | SD231 | PCB 2 POT MUX | 3-8 |
| C | SD232 | PCB 2 CONTROL MATRICES | 3-9 |
|  | PP331 | PCB 3 PARTS ID............ | 3-10 |
| D | SD331 | PCB 3 CPU, MEMORY, I/O INTERFACE | 3-11 |
| E | SD332 | PCB 3 DAC, ADC, TUNE, SEQ, CASSETTE | . 3-12 |
| F | SD333 | PCB 3 CV DMUX, LATCHES . . . . . . . . . . . | . 3-13 |
| G | SD334 | PCB 3 W-MOD, MASTER SUMMERS | 3-14 |
| H | SD430 | PCB 4 CV DMUX, TUNE MUX, AUD OUT | . . . 3-15 |
|  | PP431 | PCB 4 PARTS ID.......................... | .. 3-16 |
| I | SD431 | PCB 4 VOICE $1 . .$. | . . 3-17 |
| J | SD432 | PCB 4 VOICE $2 . .$. | . . 3-18 |
| K | SD433 | PCB 4 VOICE $3 .$. | . . . 3-19 |
| L. | SD434 | PCB 4 VOICE 4. | . . . 3-20 |
| M | SD435 | PCB 4 VOICE 5. | . . . 3-21 |
|  | PP531 | PCB 5 PARTS ID. | . . 3-22 |
| $N$ | SD531 | PCB 5 POWER SUPPLY . | 3-23/3-24 |

## 3-1 DOCUMENT NOTES

These notes explain component designation and the use of symbols on our documentation. For glossary of abbreviations, see Section 6.

Component designators include three items of information:


COMPONENT CLASS is symbolized by standard letters, for example, $U$ for integrated circuit, RT for temperature-sensitive resistor, and DS for indicator.

PCB NUMBERS are:

## PCB 1 RIGHT CONTROL PANEL <br> PCB 2 LEFT CONTROL PANEL <br> PCB 3 COMPUTER BOARD <br> PCB 4 VOICE BOARD <br> PCB 5 POWER SUPPLY BOARD

No PCB NUMBER is given for chassis-mounted components.
COMPONENT NUMBERS are sequenced according to their position on the PCB.
We bus lines together to prevent long, confusing parallel runs. For example, DATA BUS lines are drawn as a single line, with individual lines symbolized DB0, DB1, DB2...where the bus "fans-in" or "fans-out" at a device. If there are no DB (or A, ADDRESS BUS) symbols, the bus lines are assumed to connect according to the device pin names.

Although bussing wires reduces the number of interrupted signals, some breaking of lines on a page or continuation of signals between pages cannot be avoided. At these points you will find symbols such as:
on Sheet D
on Sheet $F$

U329


The pointers indicate signal flow. The sheet letter symbol is found in its margin.
Connectors are drawn according to whether the pins are male or female, so the arrows do not necessarily indicate signal flow.

Zeros are slashed (ø) only where needed to prevent ambiguity.
Power and ground connections for multi-device packages have been shown on the first device in the package, except where the first device is not presently used.

Unless otherwise indicated resistances are in ohms and capacitances are in microfarads.

TOP PANEL ASSEMBLY






















## 4-0 GENERAL

This section contains detailed service instructions for complete functional testing and for all adjustments. Instruments to be serviced should be thoroughly tested beforehand. This will verify a malfunction has indeed occured, perhaps reveal related or unrelated malfunctions, and provide a basis for troubleshooting. The tests suggest trims which may restore normal functions. If the problem(s) persist, you will have to rely on Sections 2 and 3 and your troubleshooting skills to locate the defective component(s).

Throughout the functional tests you must play five different keys to test the five individual voices. All tests are performed by ear; the object generally being consistency between the voices. There will always be slight variations between the voices. If not excessive these differences help to "warm" the Prophet's sound.

Note that while all tests can be performed with the cabinet unopened you will have to open the cabinet to identify the individual voices since there is no reliable way of identifying them by merely listening. To check a single voice, its GATE or Final VCA output can be probed, or its relative volume manipulated (see paragraph 4-22). You may also be able to use the fact that the first voice assigned after the TUNE routine is Voice 1.

Prophet trimming is a sensitive procedure which as a rule should not be done more than necessary. Prophets are carefully adjusted at the factory, where many trimmers are sealed to prevent misadjustment by vibration or accident. You will rarely be able to make an audible improvement upon these trims-unless a malfunction has occured or a part has been replaced. If you do try to ideally set all 54 trimmers when no repairs have been involved, you may succeed only in correcting for the difference between our DVMs or room temperature and yours.

Most trims require a 4-1/2 digit DVM. An oscilloscope (preferably, dual-trace) is required for filter tuning and for serious troubleshooting.

These procedures are presented in the order recommended for a Prophet assumed to be $100 \%$ electrically functional but untrimmed. Real-world problems may require you change the order of some tests and adjustments. Therefore each procedure is written to be performed independently of the others.

In preparation for service, set up the Prophet as follows:

1. Connect mono phone-plug between back panel AUDIO OUT jack and power amplifier.
2. Check back panel 115/230 line voltage selector.

3: Check that back panel power switch is off.
4. Connect power cord to properly-grounded outlet.
5. Switch power on. The power switch should light. TUNE switch on control panel will initially light. After ten seconds, PRESET mode and BANK-PROGRAM 1-1 "comes up." If not, check fuse: $115 \mathrm{~V}-3 / 4 \mathrm{~A}$ SLO BLO; $230 \mathrm{~V}-1 / 2 \mathrm{~A}$ SLO BLO.
6. Center PITCH wheel and set MOD wheel to minimum.
7. To be safe, SAVE the current program file through the CASSETTE interface. (Better yet, insist owners "back-up" before delivering the machine for service.)
8. Set back panel RECORD ENABLE/DISABLE switch to DISABLE to protect NV RAM.
9. Adjust VOLUME as required.

See Section 1 for mechanical procedures required for service. Sealent can be easily pulled off of trimmers with needle-nose pliers. Be sure to reseal any trim setting you change. It is customary to install sockets when replacing soldered ICs. Also note that the Prophet presets to $1-1$ whenever power is switched on. This means you may have to check the controls whenever you power up-after swinging out PCB 4, for example.

IMPORTANT! WHENEVER THE AUDIO CABLE IS DISCONNECTED, PCB 3 MUST BE GROUNDED TO THE BACK PANEL.

STFP MODULE CONTROL SETING NORMAL NDICATIONS/COMMENTS

| PRGMR | PRST | OFF | SET CONTROLS ACCORDING TO FIGURE 4-1. <br> WHEN DONE, PLAY HIGHEST KEY (C5) AND REMEMBER |
| :--- | :--- | :--- | :--- |
| - | TUNE | ON | PITCH. |
| OSC A | FREQ | 10 | HOLD SECOND C (C1) FROM BOTTOM (CO). SAME PITCH <br> AS STEP 2. |
| OSC A | FREQ | $0-10$ | PITCH ADJUSTS IN SEMITONES OVER 4-OCTAVE RANGE. <br> CHECK THAT EACH OSC PLAYS IN TUNE OVER FULL |
| OSC A | SYNC | ON |  |
| OSC B | KBD | ON |  |
| OSC A | FREQ | $0-10$ | SYNC FUNCTION RANGE. |
| OSC A | FREQ | 4 | NORMAL KEYBOARD RANGE |
| OSC B | KBD | OFF |  |
| OSC A | SYNC | OFF |  |
| OSC A | SAW | OFF |  |
| OSC A | PULSE | ON |  |
| OSC A | PW | $0-10$ | PULSE DEGENERATES NEAR SAME EXTREME KNOB |
|  |  |  | SETTINGS FOR ALL VOICES. |



Figure 41.
OSC A TEST PATCH
$4-3$ MIXER AND NOISE TEST

## STEP MODULE CONTROL SETTING NORMAL INDICATIONS/COMMENTS

| PRGMR | PRST | OFF | SET CONTROLS ACCORDING TO FIGURE 4-3. |
| :--- | :--- | :--- | :--- |
| MIX | OSC A | $0-10$ | SMOOTH LEVEL CONTROL THROUGHOUT RANGE. <br> VOICES STAY IN BALANCE. |
| MIX | OSC A | 0 |  |
| MIX | OSC B | $0-10$ | SAME AS STEP 2 |
| MIX | OSC B | 0 |  |
| MIX | NOISE | $0-10$ | SAME AS STEP 2 |



## Figure 4-3

MIXER AND NOISE TEST PATCH

## 4-4 UNISON AND GLIDE YES

STEP MODULE CONTROL SEITING NORMAL INDICATIONS/COMMENTS

| PRGMR | PRST | OFF | SET CONTROLS ACCORDING TO FIGURE 4-4. |
| :--- | :--- | :--- | :--- |
| - | TUNE | ON | WHEN DONE, CHECK THAT OSC A AND OSC B FREQ ARE |
| OSC A | FREQ | 4 | BOTH SET UP TWO OCTAVES (FROM 0). |
| OSC B | FREQ | 4 |  |
| - | A-440 | ON | 440 REFERENCE ON |
| - | MTUN | $+/-1$ | FINE-TUNE FOR ZERO-BEAT. RESET OSC A AND OSC B. <br> FREQ IF REQUIRED. |
| - | A-440 | OFF |  |
| WHEEL | PITCH | U/D | RAISES AND LOWERS PITCH BY AT LEAST A FIFTH. OSC A <br> AND OSC B MUST TRACK. |
| - | UNI | ON |  |
| WHEEL | PITCH | U/D | SAME AS STEP 7 |
| WHEEL | PITCH | CENTER | HOLD C5 AND PLAY C0. NO GLIDE. |
| - | GLIDE | 6 | MEDIUM GLIDE. |
| - | GLIDE | 10 | MINIMUM: 5 SECS TO SLEW 5 OCTAVES. |
| - | UNI | OFF |  |
| - | GLIDE | $0-10$ | NO DETUNING OF OSC A OR OSC B. |

[^0]
## $4-5$ FILTER TEST

## STEP MODULE CONTROL SEITING NORMAL INDICATIONS/COMMENTS

| 1 | PRGMR | PRST | OFF | SET CONTROLS ACCORDING TO FIGURE 4-5. |
| :--- | :--- | :--- | :--- | :--- |
| 2 | FILT | CTF | $0-10$ | SINE-WAVE OSCILLATION THROUGH RANGE. |
| 3 | FILT | CTF | 4 | NORMAL KEYBOARD RANGE. |
| 4 | FILT | ENV AMT | $0-10$ | DOESN'T DETUNE ANY VOICE. |
| 5 | FILT | KBD | ON/OFF | KEYBOARD TRACKING. |
| 6 | FILT | ENV AMT | 4 |  |
| 7 | FILT | KBD | ON |  |
| 8 | FILT | RES | $0-10$ | ALL FILTERS OSCILLATE BETWEEN 7 AND 9-1/2 ON DIAL |
| 9 | FILT | RES | 10 |  |
| 10 | FILT | ATK | 6 | APPROX 1-SEC ATTACK |
| 11 | FILT | ATK | 0 |  |
| 12 | FILT | DEC | 6 | APPROX 1-SEC DECAY |
| 13 | FILT | DEC | 0 |  |
| 14 | FILT | SUS | $0-10$ | RAISES FREQS EVENLY |
| 15 | FILT | SUS | 10 |  |
| 16 | FILT | REL | 6 | SWITCH RELEASE ON AND BACK OFF TO KILL DRONING OTHER. |
| 18 | FILT | REL | 10 | GREATER THAN 20-SEC RELEASE |



## Figure 45 <br> filter test patch

RELATED TRIMS: 4-19 FILTER ENVELOPE AMOUNT VCA
4-20. FILTER TUNING

## 4-6 AMPLIFIER TEST

## STEP MODULE CONTROL SETTING NORMAL INDICATIONS/COMMENTS

| 1 | PRGMR | PRST | OFF | SET CONTROLS ACCORDING TO FIGURE 4-6. |
| :--- | :--- | :--- | :--- | :--- |
| 2 |  |  |  | 1-SEC ATTACK |
| 3 | AMP | ATK | 0 |  |
| 4 | AMP | DEC | 6 | 1-SEC DELAY |
| 5 | AMP | DEC | 0 |  |
| 6 | AMP | SUS | $0-10$ | SMOOTH VOL INCREASE |
| 7 | AMP | SUS | 10 |  |
| 8 | AMP | REL | 6 | 1-SEC RELEASE |
| 9 | AMP | REL | 10 | GREATER THAN 20-SEC RELEASE. |



RELATED TRIMS: 4-21 FINAL VCA BALANCE
NOTE. THIS TRIM IS INDICATED if A THUMPING IS HEARD DURING THE TEST.

## 4-7 LFO AND WHEEL-MOD TEST

| STEP | MODULE | CONTROL | SEITING | NORMAL INDICAIIONS/COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| 1 | PRGMR | PRST | OFF | SET CONTROLS ACCORDING TO FIGURE 4-7. |
| 2 | W-MOD | freQ B | ON/OFF | NO OFFSET (LEAVE OFF) |
| 3 | W-MOD | freq A | ON/OFF | NO OFFSET |
| 4 | W-MOD | freq A | ON |  |
| 5 | WHEEL | MOD | UP | NO OFFSET. MOVE MOD WHEEL UP AND DOWN THROUGHOUT REST OF TEST. |
| 6 | LFO | TRI | ON | SMOOTH CONTROL |
| 7 | LFO | FREQ | 0-10 |  |
| 8 | LFO | FREQ | 6 |  |
| 9 | LFO | TRI | OFF |  |
| 10 | LFO | SQUARE | ON | 50\% DUTY CYCLE, INCREASING INTERVAL WITH increased mod-wheel setting. |
| 11 | LFO | SQUARE | OFF |  |
| 12 | LFO | SAW | ON | SMOOTH RAMP |
| 13 | LFO | FREQ | 3 | SLOW, SMOOTH RAMP |
| 14 | LFO | FREQ | 7 | FASTER RAMP |
| 15 | LFO | SAW | OFF |  |
| 16 | LfO | TRI | ON |  |
| 17 | W-MOD | FREQ A | OFF |  |
| 18 | W-MOD | PW A | ON | PW-MOD |
| 19 | W-MOD | PW A | OfF |  |
| 20 | W-MOD | FILT | ON | FILT- MOD |
| 21 | W-MOD | FILT | OFF |  |
| 22 | OSC A | PULSE | OFF |  |
| 23 | OSC B | PULSE | ON |  |
| 24 | W-MOD | PW 8 | ON |  |
| 25 | W-MOD | PW B | OFF |  |
| 26 | W-MOD | freQ $B$ | ON |  |
| 27 | LFO | TRI | OFF |  |
| 28 | W-MOD | SRC MIX | NOISE | NO OFFSET |



## Figure 4-7

FO AND WHEEL-MOD TEST PATCH

RELATED TRIMS: 4-12 MASTER SUMMER OFFSET 4-13 WHEEL-MOD LFO VCA BALANCE 4-15 WHEEL-MOD NOISE VCA BALANCE

## $4-9$ FINAL TEST

1. Check that the back panel RECORD switch is DISABLEd.
2. Press RECORD. It should not light.
3. If necessary, load custom or factory programs through the Cassette Interface.
4. Select a program.
5. Patch SEQUENCER VOLTAGE OUT jack to FILTER CONTROL VOLTAGE IN and check for increased brightness across entire keyboard.
6. Move connector from FILTER CONTROL VOLTAGE IN to AMPLIFIER CONTROL VOLTAGE IN. Volume should increase as you play up from the bottom of the keyboard.
7. Move connector from AMPLIFIER CONTROL VOLTAGE IN to SEQUENCER VOLTAGE IN.
8. Patch SEQUENCER TRIGGER OUT to SEQUENCER GATE IN. Check for function and offset.
9. Remove both SEQUENCER INTERFACE cords.
10. Connect footswitch to RELEASE FOOTSWITCH jack.
11. With factory program $1-4$ or similar selected, play and check for footswitch function. (Switch RELEASE off.)
```
RELATED TRIMS: 4-14 DAC GAIN, ADC GAIN, AND SEQ INTERFACE
    4-21 FINAL VCA BALANCE
    4-22 VOICE VOLUME
```


## 4-10 POWER SUPPLY TRIM

GENERALLY, THE POWER SUPPLY SHOULD NOT BE ADJUSTED UNLESS IT HAS BEEN REPAIRED, READJUSTMENT WILL OFFSET ALL OTA BALANCES, WHICH WILL THEN HAVE TO BE RE-TRIMMED.

1. With power off, unscrew the box and slide the top panel assembly forward as discussed in paragraph 1-2, but do not raise to service position.
2. For component location see PP531. For schematic, see SD531.
3. Switch power on.
4. Probe +15 V where marked on PCB 5 and adjust R508 to read +15.000 V .
5. Probe -15 where marked on PCB 5 and adjust R501 to read -15.000 V .
6. Repeat steps 4 and 5 as required. (It is probably not possible to make these settings perfect.)

TO TRIM, THE SUPPLY MUST BE FULLY LOADED.
AFTER REPAIR, CHECK POWER SUPPLY OUTPUT BEFORE INSTALLING, BUT DO NOT OPERATE THE UNLOADED SUPPLY FOR LONG PERIODS WITHOUT HEAT-SINKING THE REGULATORS. NEVER OPERATE THE SUPPLY UNDER LOAD WITHOUT HEATSINKING.

WHEN INSTALLING, BE SURE REGULATOR TABS ARE FLAT AGAINST THE HEATSINK AND THE MICA INSULATOR IS WELL-COATED ON BOTH SIDES WITH THERMAL COMPOUND. BEFORE APPLYING POWER, CHECK REGULATOR INSULATION FROM BACK PANEL WITH OHMETER. ALL OUTPUTS SHOULD READ "INFINITE" RESISTANCE.

## 4-11 PITCH WHEEL TRIM

This trim removes offset from the pitch wheel, so that when centered, R1 adds .0000 V to the master summers. Trimming R3129 may only be required. For complete pitch-wheel alignment:

1. Switch power off and swingout PCB 4. (Be sure to ground PCB 3.)
2. Switch power on.
3. For component locations, see PP331. For schematic see SD334.
4. Probe P301-7 with DVM.
5. Center R3129 P-WH trimmer.
6. Loosen pitch wheel set screw. For location, see Figure 1-4.
7. With your left hand, hold the pitch wheel tight by pressing the detent with your thumb while pushing against the exposed center notch with your second finger.
8. While holding the wheel steady, adjust R1 to read $+/-.05 \mathrm{~V}$ by turning the shaft slot-rather than the wheel.
9. Being certain the wheel is center-detented, tighten set screw.
10. Move wheel up and down and check center-detent position reads $+/-.05 \mathrm{~V}$.
11. Trim-out residual offset with R3129.
12. Repeat steps 10 and 11 for best repeatability of $.000-\mathrm{V}$ reading.

## 4-12 MASTER SUMMER OFFSET TRIM

The A and B OFFSET trimmers remove residual wheel-mod offsets in the Master Summers.

1. Switch power off and swing-out PCB 4.
2. Switch power on.
3. For component locations see PP331. For schematic, see SD334.
4. Check that R2 MOD wheel is set to minimum.
5. Probe U368-7 by clipping to the left end of R363.
6. Toggle W-MOD FREQ A switch and adjust R339 A OFFSET for same reading (e.g. $+/-\mathrm{mV}$ ) with W-MOD FREQ $A$ on and off.
7. Probe U368-1 by clipping on to the left end of R360.
8. Toggle W-MOD FREQ B and adjust R338 B OFFSET as in step 6.

## 4-13 WHEEL-MOD LFO VCA BALANCE

1. Switch power off and unmount PCB 4.
2. For component locations see PP331. For schematic, see SD334.
3. Check that W-MOD SRC MIX is set to LFO and all W-MOD DESTINATIONS and LFO SHAPEs are off.
4. Probe U378-13 by clipping on to left end of R3113.
5. Trim R3141 LFO BAL to read 0.000 V .

## 4-14 DAC GAIN, ADC GAIN, SEQ INTERFACE TRIM

This procedure actually contains four trims which need always be performed together and in the order given.

1. Switch power off and unmount PCB 4.
2. For component locations see PP331. For schematic, see SD332 and SD333.
3. Hit C0 (lowest key).
4. Probe U348-6 at TP302 CV OUT hole and note reading (e.g., +0.093V).
5. Hit C5 (highest key).
6. Trim R333 DAC GAIN for reading in step 4 plus exactly 5.000 V (e.g., +5.093 V ).
7. Repeat steps 3-6 until exact.
8. Check other Cs. Each should be exact (e.g., 1.093, 2.093...).
9. Set FILT CUTOFF knob to 10.
10. Probe U360-7 at TP303 FILT CV hole just above U350.
11. Trim R334 ADC GAIN to read as close to 10.000 V as the $83-\mathrm{mV}$ quantized voltage steps will allow.
12. Patch SEQ VOLTAGE OUT to SEQUENCER VOLTAGE IN and SEQUENCER TRIGGER OUT to SEQ GATE IN.
13. Probe U374-1, by clipping to right end of R389.
14. Hit CO.
15. Trim R385 SEQ OFFSET reading to exactly half that read in step 4 (e.g. $0.093 / 2=0.046$ ).
16. Select a non-UNISON program. While playing monophonically, trim R386 SEQ SCALE so Voice 5 plays the same note as the other voice over the entire keyboard. (Hit key repeatedly while trimming.).
17. Disconnect sequencer interface cables.

## 4-15 WHEEL-MOD NOISE VCA BALANCE

PCB 4 need not be removed for this trim.

1. Switch PRESET off and set up controls according to Figure 4-4.
2. Turn W-MOD SRC MIX to NOISE.
3. Switch $W$-MOD FREQ B on.
4. Press TUNE. When done tuning, zero-beat oscillators (Leave OSC B FINE at 0).
5. With your left hand, play a key while advancing the MOD wheel until beating is heard.
6. R3142 NOISE BALANCE is accessible through a hole on PCB 4 near U418. Trim out beats.

## BE SURE RECORD IS DISABLED

THE RANGE OF THE TUNE SYSTEM IS LARGE ENOUGH SO IT WILL RARELY BE NECESSARY TO TRIM VCO SCALE. IN FACT VCOS CAN USUALLY BE SUBSTITUTED WITHOUT ANY READJUSTMENT. THEREFORE IF THE PROPHET IS BADLY OUT OF TUNE THERE IS PROBABLY A COMPONENT FAILURE.

## A SCALE TRIM IS INDICATED FOR OSCILLATORS WHICH DO NOT TRACK THE PITCH WHEEL, OR WHICH ARE DETUNED IN UNISON, ESPECIALLY WITH LONG GLIDE TIMES.

This trim uses a special microcomputer subroutine which sets up the VCOs to be scaled in the order OSC 1A, 1B, 2A, 2B, 3A, etc. The lowest key, C0, is used to tell the microcomputer to recompute the VCO SCALE bias. One starts with OSC 1A by trimming for zero-beat with a C-reference which the computer also provides (through the A-440 circuit), hitting C0, retrimming, hitting C0, and retrimming and so on until no further improvement can be made. Then key D0 is pressed to bring up the next oscillator, 1 B , and the process repeated (trim, C 0, trim, C 0 , etc.).

1. Locate TP301 at U324-6 (schematic SD332). Tie this to +5 V (Most PCB 3s have a wire loop at the +5 V rail, left of U301- U308).
2. Press TUNE. You will now hear OSC 1A's sawtooth with a reference tone in the background.
3. Trim R4294 OSC 1A SCALE for zero-beat. Hit key C0 and retrim, using a good amount of "overshoot." Repeat until the tones are in zero-beat.
4. When OSC 1A is done, hit key D0 and TRIM OSC 1B. Table 4-0 lists OSC SCALE trim designators.
5. Repeat step 4 for OSC $2 A-5 B$. If you lose track of which VCO you are supposed to be trimming, simply run your hand along the two rows of VCOs (see Figure 1-0). You will know when you touch a pin of the currently-tuning VCO-they are very sensitive to detuning in this way.
6. When done untie TP301 from +5 V . The Prophet will enter TUNE mode, then come up to program 1-1.

## Table 4-0

OSCILLATOR SCALE TRIMMERS

| VCO | TRIMMER |
| :--- | :--- |
|  |  |
| 1A | R4294 |
| 1B | R4186 |
| 2A | R4300 |
| 2B | R4190 |
| 3A | R4306 |
| 3B | R4194 |
| 4A | R4312 |
| 4B | R4198 |
| 5A | R4318 |
| 5B | R4203 |

## 4-17 POLY-MOD FILTER ENVELOPE VCA BALANCE

1. Switch PRESET off and set controls according to Figure 4-8.
2. To trim Voice 1, first turn P-MOD FILT ENV to 10.
3. Probe U422-13 by clipping to right end of R4108.
4. With no keys hit, trim R494 for .000 V .
5. Trim Voices 2-5 in the same way, referring to Table 4-1.

Table 4-1
POLY-MOD FILTER ENVELOPE VCA BALANCE

| VOICE | OTA | PROBE <br> (RIGHT END) | TRIMMER |
| :--- | :--- | :--- | :--- |
| 1 | $U 422-13$ | $R 4108$ | R494 |
| 2 | $U 423-13$ | $R 4109$ | R496 |
| 3 | $U 424-13$ | $R 4118$ | R498 |
| 4 | $U 425-13$ | $R 4119$ | R4100 |
| 5 | $U 426-13$ | $R 4128$ | R4102 |

## 4-18 POLY-MOD OSCILLATOR B VCA BALANCE

1. Switch PRESET off and set controls according to Figure 4-8.
2. Turn P-MOD OSC B to 10.
3. Probe U428-13 by clipping to right end of R4108.
4. With no keys hit, trim R 4138 for .000 V .
5. Trim Voices 2-5 in the same way, referring to Table 4-2.

Table 4-2
POLY MOD OSC B VCA BALANCE

| VOICE | OTA | PROBE <br> (RIGHT END) | TRIMMER |
| :--- | :--- | :--- | :--- |
| 1 | $U 428-13$ | R4108 | R4138 |
| 2 | $U 428-12$ | R4109 | R4139 |
| 3 | $U 429-13$ | R4118 | R4140 |
| 4 | $U 429-12$ | R4119 | R4141 |
| 5 | $U 430-13$ | $R 4128$ | R4142 |

## 4-19 FILTER ENVELOPE AMOUNT VCA BALANCE

1. Switch PRESET off and set controls according to Figure 4-8.
2. Switch FILTER KEYBOARD off.
3. Probe TP303 fILT CV at hole just above U350 and adjust FILT CTF knob to read approximately 5.75 V .
4. Probe U433-7 VOICE 1 FILT FREQ SMR by clipping to the right end of R4145.
5. Note reading (e.g., .063V), then turn FILT ENV AMT to 10 . Trim R495 for same reading as with FILT ENV AMT knob set to 0 .
6. Trim Voices 2-5 in the same way, referring to Table 4-3.

## Table 4-3

FILTER ENVELOPE AMOUNT VCA BALANCE

| VOICE | OTA | PROBE | TRIMMER |
| :--- | :--- | :--- | :--- |
| 1 |  |  |  |
| 2 | U433-7 | R4145 | R495 |
| 3 | U434-14 | R4146 | R497 |
| 4 | U434-1 | R4149 | R499 |
| 5 | U434-7 | R4154 | R4101 |

## 4-20 FILTER TUNING

NOTE: If Rev 3.0 Software level is V.8.1, (original) and VCO SCALE TRIM has been performed, switch power off then back on to reset the A-440 port (otherwise the reference will be left tuned to "C"). If V.8.2 is installed, power-reset will not be necessary because the tuning port is automatically reset when exiting SCALE TRIM routine.

A scope is required for this trim.
Note that there is no computer-correction of filter tuning as there is for the oscillators, so the filters will never track as well as the oscillators. There is also no temperature compensation, so the filters will always drift a certain amount. For this reason, filter tuning can degrade as soon as five minutes after tuning. The filters are gain-matched, with the set code written on PCB 4 just above U469 (e.g. 3.60-3.64). Include this set code when ordering replacement filters.

1. Switch PRESET off and set controls according to Figure 4-5.
2. Switch UNISON on.
3. Probe TP303 FILT CV at hole just above U350 and adjust FILT CTF knob to read as close to 2.000 V as the quantized voltage steps will allow.
4. Switch A-440 on.
5. Sync scope from TP401, A-440, located above and to the left of U464. It may be easier to clip to the left end of R4498.
6. Probe U474-7 FILT output buffer by clipping on to left end of R4500.
7. Alternately play A3 and A4 (highest A) while tuning R4501 INIT FREQ (OFFSET) and R4133 FILT SCALE for $440-$ and $880-\mathrm{Hz}$. The two trimmers interact, so repeat until no improvement is possible. See Waveform 4-0.
8. Trim Voices 2-5 in the same way, referring to Table 4-4.


$$
\begin{aligned}
& \mathrm{V}=.1 \mathrm{~V} / \mathrm{div} \\
& \mathrm{H}=5 \mathrm{~ms} / \mathrm{div}
\end{aligned}
$$

Waveform 4-0
FILTER TUNING

Table 4-4
FILTER TUNING TRIMMERS

VOICE
FILT BUFFER

U474-1
U475-1
U475-7
U476-1
U476-7

PROBE
R4500-RIGHT END
R4506-LEFT END
R4508-RIGHT END
R4514-LEFT END
R4516-RIGHT END

INIT FREQ

に4501
R4133
R4504
R4134
R4509
R4135
R4136
R4137

## 4-21 FINAL VCA BAL

1. Switch PRESET off and set controls according to Figure 4-8.
2. Turn MIX OSC $A$ to 0 .
3. Switch FILT KBD off.
4. Switch UNISON on.
5. Tie any key on by clipping J-wire to bus bar.
6. Referring to Table 4-5, turn down Voice 2-5 volumes with trimmers listed.
7. Check that R4529 is set for maximum Voice 1 volume.
8. Probe U480-5 at left end of R4565-569.
9. Trim R4520 for $.000-\mathrm{V}$ reading.
10. Turn Voice 1 volume all the way down.
11. Turn Voice 2 Volume up fully, and trim in the same way.
12. Repeat for Voices 3-5.
13. Untie key.

Table $4-5$
FINAL VCA BAL

## VOICE VOLUME

1
2
3
4
5

## 4-22 VOICE VOLUME

1. Switch PRESET off and set controls according to Figure 4-1 or factory program 1-8.
2. Adjust OSC A FREQ to 5.
3. With scope, probe U480-7 at right end of R4564.
4. Check that all Voice Volume trimmers are set for maximum volume (see Table 4-5).
5. Play polyphonically and measure each voice level on scope. (To identify the voices, touch the OSC As.).
6. Turn down louder voices to volume of the softest voice.

| 5-0 CHASSIS |  | $5-2$ FCE 2 |  |
| :---: | :---: | :---: | :---: |
| NOTE. FOR ITEM IESCRIPTIONS |  | C201-04 | c-045 |
| SEE FARAGRAPH 5-6, |  | C205 | C-031 |
| BILL DF MATERIALS |  |  |  |
|  |  | n201-23 | [1-005 |
| DESIGNATOR | ITEM NO. |  |  |
|  |  | DS201-22 | SEE 5201-22 |
| F1 | E-051 | 19224 | L-005 |
| .11/2 | , 1-001 | 1201 | J-007 |
| 13 | J-014 |  |  |
| .14-10 | , $1-001$ | P201 | P-025, P-032 |
| .111 | , 1 -029/P-028 | P202 | $\mathrm{P}-040$ |
| .112 | J-04.3/F-022 |  |  |
| 113 | J-007 (SEE SA1) | 0201 | T-002 |
| .114 | U-044/P-022 |  |  |
|  |  | QA201 | T-011 |
| P1 | E-037 |  |  |
|  |  | R201/02 | R-221 |
| R1/2 | R-207 | R203 | R-008 |
|  |  | R204/05 | R-221 |
| 51 | S-025 | R206. | R-008 |
| 52 | S-032 | R207/08 | R-221 |
| 53 | S-038 | R209 | R-008 |
|  |  | R210/11 | R-221 |
| SA1 | 5-027 | R212 | R-010 |
|  |  | R213-17 | R-221 |
| T1 | E-048 | R218-20 | R-010 |
| W1 | E-080 | RA201 | R-300 |
| W2 | E-078 | RA202 | R-301 |
|  |  | 3201-20 | S-028 |
|  |  | 5221 | 5-029 |
|  |  | 5222 | S-030 |
| 5-1 FCE 1 |  | 5223 | S-031 |
| CiO1 | C-045 | U201-03 | 1-211 |
|  |  | U204/05 | I-227 |
| 101-14 | [-005 | 1206 | I-235 |
|  |  | U207/08 | I-227 |
| DS101-14 | SEE S101-14 | 4209/10 | I-216 |
|  |  | U211 | I-228 |
| R101-13 | R-221 | 1212 | I-218 |
| 5101 | 5-028 | W201 | E-071 |
| S102-12 | 5-029 |  |  |
| 5113 | S-028 |  |  |
| 5114 | S-029 |  |  |


| 5-3 PCE 3 |  | R301 | $\mathrm{F}-025$ |
| :---: | :---: | :---: | :---: |
|  |  | R 302 | R-014 |
| BTSO1 | E-040 | F303 | R-022 |
|  |  | R 604 | $\mathrm{R}-010$ |
| C301 | c-045 | R305/06 | R-011 |
| Cs02 | C-0:31 | FiSO7 | $\mathrm{R}-025$ |
| C303 | c-021 | RSOS | R-011 |
| C304-15 | C-045 | REOE | R-010 |
| C316 | C-014 | RS10 | $\mathrm{R}-004$ |
| 0317 | C-051 | R:11-13 | R-025 |
| C318-20 | C-045 | RS14 | $\mathrm{R}-011$ |
| CS21 | C-0.36 | F315 | R-02S |
| [322/23 | c-045 | RS16 | $\mathrm{R}-010$ |
| C324 | C-040 | FS17 | R-011 |
| 0325/26 | $\mathrm{C}-045$ | F318 | R-025 |
| 6327-48 | $\mathrm{c}-012$ | R315 |  |
| C349/50 | c-045 | R320 | $\mathrm{R}-047$ $\mathrm{R}-0.62$ |
| 6351 | c-046 | $\mathrm{R} \mathbf{5 2 1}$ | $\mathrm{R}-0.4$ |
| 0352 | C-04.5 | R322 | $\mathrm{R}-054$ |
| ¢553/54 | c-0.36 | RE 23 | R-054 |
| 0355/56 | c-021 | R324 | $\mathrm{R}-025$ |
| C357 | c-045 | R325 | $\mathrm{R}-010$ |
| 0358 | C-047 | F326 | R-0. R 1 |
| 659 | c-012 | R 327 | $\mathrm{R}-0.22$ |
| 0360 | $\mathrm{c}-021$ | R328 | $\mathrm{R}-054$ |
| 061 | C-014 | R329 | R-110 |
| 6362-64 | C-012 | R330 | $\mathrm{R}-162$ |
| 6865-69 | C-045 | R331 | R-008 |
| 0370 | c-031 | R332 | R-068 |
| C371 | E-045 | RESE | $\mathrm{R}-212$ |
| c 32 | c-012 | R3:34 | $\mathrm{R}-211$ |
| c373/74 | C-045 | RESE | R-163 |
| 0375 | C-012 | R336 | R-144 |
| CE76 | C-041 | R:37 | R-107 |
| c377-81 | E-045 | R 338 | R-107 |
| 6352 | c-041 | R3S9 | $\mathrm{R}-218$ |
| 0383 | C-045 | R340 | R-107 |
| c3e6 | C-012 | R341 | R-108 |
|  | c-045 | R342/43 | R-115 |
|  |  | R344 | R-144 |
| 1301-3 | [1-005 | R345 | R-063 |
| 11304 | [1-001 | R:346 | $\mathrm{R}-045$ |
| 1305-19 | D-605 | R347-49 | $\mathrm{R}-025$ |
|  |  | RE50 | $\mathrm{R}-167$ |
| 1302 | U-042 | R35.1 | R-025 |
|  |  | RES2 | R-110 |
|  |  | R353 | $\mathrm{R}-012$ |
| P302 | P-027 | R354/55 | $\mathrm{R}-110 \mathrm{~N}$ |
|  | P-029 | R356 | R-165 |
| P303 | F-030 | R:357 | $\mathrm{R}-110 \mathrm{~N}$ |
| F304 | F-013 | R358-60 | R-110A |
| $\begin{aligned} & 0301-08 \\ & 0809 \end{aligned}$ |  | R $361 / 62$ | R-045 |
|  | T-003 | R363-5 | $\mathrm{R}-110 \mathrm{~B}$ |
|  | T-008 | R366 | R-142 |
|  |  | R367 | $\mathrm{R}-014$ |


| $6868 / 69$ | $\mathrm{F}-162$ | F3136 | F-065 |  |
| :---: | :---: | :---: | :---: | :---: |
| F370 | $\mathrm{F}-\mathrm{O} 14$ | R3134 | $\mathrm{F}-\mathrm{OOE}$ |  |
| F 971 | $\mathrm{R}-142$ | R 1135 | $\mathrm{F}-123$ |  |
| F 372 | $\mathrm{F}-110 \mathrm{~N}$ | R3136 | F-159 |  |
| F975 | $\mathrm{F}-025$ | R3137 | R-1.3\% |  |
| FO 74 | $\mathrm{F}-110$ | R3186 | $\mathrm{R}-116$ |  |
| F975 | F-00E | R 31.9 | R-006 |  |
| R376 | $\mathrm{F}-116$ | R3140 | $\mathrm{R}-004$ |  |
| F:37 | $\mathrm{F}-121$ | F3141/142 | R-217 |  |
| $\mathrm{Fe7}$ | $\mathrm{F}-110$ | R3143 | R-004 |  |
| F979 | $\mathrm{F}-1.10 \mathrm{~A}$ | F3144 | R-026 |  |
| FSE0/81 | $\mathrm{R}-012$ | R 145 | $\mathrm{R}-06.4$ |  |
| F6es/3 | $\mathrm{F}-1.10 \mathrm{E}$ | R 3146 | R-012 |  |
| Fig 4 | F-00s | R3147/143 | R-025 |  |
| F385 | $\mathrm{F}-217$ | R3149/150 | R-029 |  |
| FSE6 | F-213 | F3151 | R-0.0 |  |
| Fise7 | $\mathrm{F}-1.10 \mathrm{~A}$ | R3152 | R-004 |  |
| F853/89 | F -008 | R3153 | R-0.1 |  |
| F890 | $\mathrm{F}-02 \mathrm{~F}$ |  |  |  |
| F CO 1 | $\mathrm{F}-113$ |  |  |  |
| F3\% | F-1.61 | U301-8 | I. 226 |  |
| Fe93 | $\mathrm{R}-025$ | 4309 | I-230 |  |
| R F 94 | R-066 | U310 | 1-101. |  |
| R9\% | F-01E | U311 | 1-025 |  |
| R396 | F-006 | 4312 | <-985 | 0.V.E. 2 |
| RS97/9E | R-014 | 4313 z | z-986 | 1.V.B. 2 |
| R 899 | $\mathrm{R}-119$ | 0314 ( | $z-987$ | 2.V.E.2 |
| RS100 | $\mathrm{R}-110$ | 4315 | I-414 |  |
| RE101 | $\mathrm{F}-025$ | U316/1.7 | I-033 |  |
| F3102 | $\mathrm{F}-110$ | U31E/19 | I-117 |  |
| R31.05/104 | $\mathrm{R}-12 \mathrm{~s}$ | 1320 | I-101 |  |
| R:105 | $\mathrm{F}-122$ | 1321 | I-102 |  |
| R 3106 | R-011 | 11322 | I-109 |  |
| FS107 | $\mathrm{F}-11 \mathrm{~S}$ | 11323/24 | 1-216 |  |
| F3108 | R-1.42 | 1325 | 1-008 |  |
| RE109 | $\mathrm{R}-063$ | 13326 | I-503 |  |
| F3110 | $\mathrm{R}-012$ | U327/28 | I-237 |  |
| F3111 | R-010 | 11329 | I-229 |  |
| F3112 | R-02S | 1350 | I-205 |  |
| F\%113 | $\mathrm{R}-012$ | 1351 | I-209 |  |
| FS1.4/1.15 | $\mathrm{F}-0.6$ | U332-40 | I-223 |  |
| F3116 | $\mathrm{R}-0.38$ | U341/42 | I-205 |  |
| Fis.1.7/1.1E | $\mathrm{R}-029$ | U34:3-45 | I-209 |  |
| F3110 | R-015 | 11346 | I-502 |  |
| F3120 | R-004 | 11347 | 1-323 |  |
| F3121/122 | R-011 | 1348 | 1-305 |  |
| F:E123/124 | F-025 | 1549-54 | 1-312 |  |
| F3125 | $\mathrm{F}-035$ | 1355-57 | I-211 |  |
| R3126 | R-016 | 1358-6.4 | I-312 |  |
| F3127/6 | $\mathrm{R}-012$ | 11365 | I-302 |  |
| RE129 | R-213 | 1366-68 | I-31.3 |  |
| R3130 | $\mathrm{F}-015$ | 4369-71 | I-206 |  |
| F31.91 | F-06.5 | 1372 | I-404 |  |
| F3132 | $\mathrm{R}-026$ | 1373 | I-312 |  |


| 4:374 | I-313 | C:463 |  |
| :---: | :---: | :---: | :---: |
| 4375 | I-315 | c.469 | c-008 |
| 1376 | I-321 | 0.470 | c-008 |
| 1377 | I-206 | 0:471-80 | c-045 |
| 4378 | I-322 | C4E1 | c-039 |
| 15379 | I-233 | $\mathrm{C} 4 \mathrm{S2}$ | c-045 |
| 1880 | 1-312 | 0.483 | c-04. |
| 1361 | I-322 | 0.484 | c-045 |
|  |  | C.485 | $\mathrm{C}-039$ |
| W301 | E-079 | C.486 | c-045 |
|  |  | [:437 | C-039 |
|  |  | C:485 | [-045 |
| 5-4 FCE 4 |  | c:489 | C-039 |
|  |  | c490 | C-045 |
| c401-02 | C:045 | c:491-100 | $\mathrm{C}-012$ |
| ¢403-69 | c-040 | c.4101-104 | C-045 |
| C410 | c-045 | 0.4105 | $\mathrm{c}-021$ |
| c.411-13 | c:-040 | 0:4106-110 | c.-005 |
| 6419/20 | C-045 | 64111-118 | c-045 |
| C421/22 | c-036 | C4119 | c-039 |
| E423 | c-031 | 04120 | c-045 |
| C:424 | c-043 | 0:4121 | C-039 |
| 5425 | $\mathrm{C}-012$ | C4122 | c-045 |
| C426 | c-014 | 04123 | C-0.39 |
| C427 | c-043 | 0.4124 | c-045 |
| C.428 | C-012 | 0.4125 | c-039 |
| c.429 | c-014 | c4126 | c-045 |
| C430 | C-043 | c:4127 | c-039 |
| C.431 | c-012 | 0.41 .28 | c-045 |
| C.432 | C-014 | [4129-138 | C-012 |
| c.433 | C-043 | 2:4139-144 | c-045 |
| C.434 | $\mathrm{c}-012$ | c.4145-149 | C-044 |
| c.435 | C-014 | c:4150-159 | $\mathrm{c}-03 \mathrm{~s}$ |
| C.436 | C-04.3 | 6.4160-163 | C-045 |
| C:437 | c-012 | 64164-163 | c-021 |
| C4SE | C-014 | c4169-178 | c-03s |
| C:439/40 | c-045 | 6:4179-133 | C-045 |
| C:441 | c-043 | c:4184 | C-013 |
| C442 | C-014 | 64185-188 | c-045 |
| C:443 | C-043 | c.4189 | c-042 |
| C444 | c-014 |  | -042 |
| C:445 | C-043 | [401-13 | D-005 |
| C446 | C-045 |  | D-00s |
| C:447 | C:014 | F401 | $\mathrm{P}-013$ |
| C44E | c-043 | F402 | P-044 |
| C449 | C-014 |  |  |
| C450 | $\mathrm{c}-043$ | Q401-11 | T-003 |
| C451 | C-045 |  | 1-0. |
| C452 | C-014 | R402-04 |  |
| C45\%-57 | c-045 | R405-06 | $\mathrm{R}-141$ |
| C.458 | c-045 | R407-09 | R-169 |
| c459-63 | c-045 | R410-15 | $\mathrm{R}-145$ |
| c46.4-66 | c-008 | R418/19 | $\mathrm{R}-145$ |
| 2467 | c-045 | R423-25 | R-145 |


| R426 | R-141. | F4108/09 | R-016 |
| :---: | :---: | :---: | :---: |
| R427-2\% | $\mathrm{R}-169$ | R4110 | F-140 |
| R490-32 | $\mathrm{R}-16 \mathrm{E}$ | F4111/12 | R-004 |
| R433 | R-141 | R4113/14 | $\mathrm{F}-0.0$ |
| R439-43 | $\mathrm{F}-145$ | F41.15/1.16 | F-004 |
| R 444 | $\mathrm{R}-62 \mathrm{E}$ | R4117 | F-140 |
| F4.4.5 | $\mathrm{F}-640$ | $04115 / 119$ | F-016 |
| R446 | $\mathrm{F}-657$ | F4120 | $\mathrm{R}-140$ |
| F447 | $\mathrm{F}-040$ | F4121/122 | R-004 |
| F443/49 | $\mathrm{R}-141$ | F4123/124 | $\mathrm{F}-0.30$ |
| R450 | $\mathrm{F}-147$ | F4125/126 | F-004 |
| R4S. | R-149 | F4127 | $\mathrm{F}-140$ |
| F4E\% | $\mathrm{F}-147$ | F.4.123 | F-01.6 |
| F453 | $\mathrm{F}-171$ | R4129 | R-012 |
| F464. | $\mathrm{F}-02 \mathrm{~S}$ | R41:30 | F-011. |
| R45s | $\mathrm{F}-040$ | R4131 | R-026 |
| F456 | $\mathrm{R}-0.57$ | F4132 | R-012 |
| R457 | $\mathrm{R}-040$ | F413:-137 | $\mathrm{F}-2 \mathrm{Cz}$ |
| R458/59 | $\mathrm{F}-041$. | R41.3s-1.42 | R-217 |
| Fi460 | $\mathrm{F}-147$ | R414:/144 | $\mathrm{F}-110$ |
| F461. | $\mathrm{F}-149$ | F4145/146 | $\mathrm{R}-1.51$ |
| F462 | $\mathrm{R}-147$ | R4147/14E | $\mathrm{F}-110$ |
| F463 | $\mathrm{R}-171$. | R4.149 | R-1. 1 |
| F:46.4 | F-023 | R4150-156 | F-110 |
| F465 | $\mathrm{R}-040$ | Fi4.54 | F-1.51 |
| F4E6 | $\mathrm{R}-0.7$ | F4155/156 | $\mathrm{F}-110$ |
| F467 | $\mathrm{R}-\mathrm{O} 40$ | F41.57 | F-151. |
| R.468/6\% | $\mathrm{F}-141$ | R4158 | R-029 |
| R470 | R-147 | F4159 | R-025 |
| F:471 | $\mathrm{F}-1.49$ | F4160 | R-110 |
| R472 | $\mathrm{R}-147$ | F4161/162 | $\mathrm{R}-167$ |
| F:473 | $\mathrm{F}-171$ | R4163-166 | R-110 |
| R474 | $\mathrm{R}-028$ | R4167 | R-167 |
| R475 | $\mathrm{R}-040$ | R416E | R-012 |
| F476 | $\mathrm{R}-057$ | R4169 | $\mathrm{R}-030$ |
| F477 | $\mathrm{F}-040$ | R4170/171 | R-167 |
| R47E/79 | R-141 | R4172-176 | $\mathrm{R}-113$ |
| R4EO | $\mathrm{R}-147$ | R4177-131 | R-114 |
| R481 | $\mathrm{F}-149$ | R41E2 | R-00s |
| R482 | R-147 | R4183 | R-029 |
| R483 | $\mathrm{R}-171$ | R41:3 | $\mathrm{F}-146$ |
| R4E4 | $\mathrm{F}-02 \mathrm{~s}$ | R4135 | $\mathrm{R}-142$ |
| R485 | $\mathrm{R}-040$ | R41.36 | $\mathrm{R}-211$ |
| F4ES | F-057 | R4187 | R-012 |
| F:487 | $\mathrm{F}-040$ | R415e | R-146 |
| R48E/89 | R-141 | R4169 | $\mathrm{F}-142$ |
| R490 | $\mathrm{F}-147$ | R4.190 | $\mathrm{R}-211$ |
| R491 | $\mathrm{R}-149$ | R4191 | R-012 |
| F492 | $\mathrm{R}-147$ | R4192 | R-146 |
| R 493 | $\mathrm{R}-171$ | F4193 | R-142 |
| F4\%4-103 | $\mathrm{R}-217$ | R4194 | R-211 |
| F4104 | $\mathrm{R}-030$ | R4195 | $\mathrm{R}-012$ |
| R4105/06 | R-004 | R4196 | R-146 |
| R4107 | $\mathrm{R}-140$ | R4197 | $\mathrm{R}-142$ |


| F4198 | $\mathrm{F}-211$ | R4279 | R-105 |
| :---: | :---: | :---: | :---: |
| R41\% | $\mathrm{R}-012$ | R4280-289 | R-041 |
| F4200 | R-146 | R4290 | R-107 |
| F4201 | R-142 | R4291 | $\mathrm{F}-012$ |
| F4202 | $\mathrm{F}-012$ | R4292 | R-146 |
| R4203 | F-211 | R 4293 | $\mathrm{F}-142$ |
| F4204 | R-170 | F 4294 | $\mathrm{F}-211$ |
| R4205/206 | $\mathrm{F}-110$ | R4295 | $\mathrm{R}-012$ |
| F4207 | R-006 | R 4296 | $\mathrm{R}-015$ |
| R4208 | $\mathrm{R}-139$ | R4297 | R-012 |
| R4209 | R-116 | R4298 | $\mathrm{R}-146$ |
| F4210 | $\mathrm{R}-006$ | R429\% | $\mathrm{F}-142$ |
| F4211. | $\mathrm{R}-170$ | R4300 | $\mathrm{R}-211$ |
| F4212/213 | F-110 | F4301. | $\mathrm{R}-012$ |
| R4214 | F-00G | R4302 | R-016 |
| F4215 | $\mathrm{R}-139$ | F4303 | $\mathrm{R}-012$ |
| F4216 | F-116 | R4304 | $\mathrm{F}-146$ |
| F4217 | 8-006 | R4305 | Fi-142 |
| F421E | F-1.70 | R4306 | $\mathrm{F}-211$ |
| F4219/220 | F-110 | R4307 | $\mathrm{F}-012$ |
| F4221. | $\mathrm{F}-006$ | F4309 | $\mathrm{F}-61 \mathrm{~S}$ |
| F422c | F-139 | R4:30\% | $\mathrm{F}-012$ |
| R4223 | $\mathrm{R}-116$ | R4310 | R-146 |
| F422\% | $\mathrm{F}-006$ | R4311 | $\mathrm{R}-142$ |
| F4225 | R-1.70 | R4312 | $\mathrm{F}-211$ |
| $\mathrm{R} 4226 / 227$ | $\mathrm{R}-110$ | R4313 | $\mathrm{R}-012$ |
| F422s | R-006 | F4814 | $\mathrm{R}-018$ |
| R422\% | R-139 | F4315 | R-012 |
| R4230 | $R-116$ $R-006$ | R4316 | R-146 |
| R4231 R4232 | R-006 | R4317 | $\mathrm{R}-142$ |
| R4235/234 | $R-170$ $R-110$ | R4316 | R-211 |
| R4235 | R-006 | $R 4319$ $R 4: 320$ | $\mathrm{R}-012$ $\mathrm{R}-01 \mathrm{E}$ |
| F4236 | $\mathrm{R}-1.39$ | R4321/322 | $R-018$ $R-110$ |
| R4237 | $\mathrm{R}-116$ | R 432 S | R-006 |
| R4236 | R-006 | R4324 | $\mathrm{R}-170$ |
| R4239/240 $\mathrm{R} 4241-245$ | $\mathrm{R}-026$ $\mathrm{R}-041$ | R4325 | R-139 |
| $\mathrm{R} 4241-245$ $\mathrm{R} 4246 / 247$ | $\mathrm{R}-041$ | R4326 | R-116 |
| R424E | R-026 | R4327 | R-006 |
| R424\%-251 | R-026 | $\mathrm{R} 4328 / 329$ R 4330 | R-110 |
| R4252/253 | $\mathrm{R}-029$ | R4331 | $R-006$ $R-170$ |
| R4254/255 | R-025 | R4332 | R-170 |
| R4256/257 | F-029 | R4333 | R-139 |
| R42ES-261 | R-025 | R43:34 | R-006 |
| $\mathrm{R} 4262 / 263$ R 4264 | $\mathrm{R}-029$ | R4335/336 | $\mathrm{R}-110$ |
| R 4264 $\mathrm{R} 426.5 / 266$ | R-026 | R4357 | $\mathrm{R}-006$ |
| $\mathrm{R} 4265 / 266$ R 426.7 | $R-041$ $R-026$ | R4:38 | $\mathrm{R}-170$ |
| R426s | R-020 | R4339 | R-139 |
| R42691270 | $\mathrm{R}-\mathrm{O} \%$ | R4340 | R-116 |
| R4271-274 | $\mathrm{R}-025$ | R4341/343 | R-006 |
| R4275/276 | $\mathrm{R}-029$ | R4:344 | R-110 |
| R4277 | $\mathrm{R}-026$ | R4345 | $\mathrm{R}-170$ |
| R427: | R-041. | F4346 | R-139 |
|  |  | R434.7 | $\mathrm{F}-116$ |


| F4：34 | $\mathrm{R}-0 \mathrm{OG}$ | Fi4424 | R－0：31 |
| :---: | :---: | :---: | :---: |
| $\mathrm{F} 434 \% 1550$ | Fi－110 | F4425 | R－65 |
| F4Es 1 | $\mathrm{F}-106$ | F 4426 | R－05E |
| F4\％ | $\mathrm{Fi}-170$ | R4427 | $\mathrm{F}-024$ |
| R4ESS | Fi－139 | F4423／42\％ | R－025 |
| F＇4 S4 | Fi－1． 1.6 | F4430 | $R-0.6$ |
| F4S5 | $\mathrm{F}-006$ | R44：3 | R－024 |
| F4SE6 | F－00\％ | R4432 | $\mathrm{R}-\mathrm{OL}$ |
| F4こ57－361 | F－115 | F443： | F－0． 1. |
| F4：32 | $\mathrm{F}-025$ | F44：34 | F－0SG |
| F．436 | $\mathrm{F}-004$ | R44：5 | Fi－05日 |
| F4：64 | F－041 | F4436 | $\mathrm{R}-224$ |
| F4：36．5 | $\mathrm{F}-04$ | F4437／436 | R－0こE |
| R4： 6 | R－026 | F443\％ | R－0．E |
| F4367 | $\mathrm{F}-\mathrm{O}$ | F 4440 | $\mathrm{F}-024$ |
| R4S68／E6\％ | $\mathrm{F}-6 \mathrm{~F}$ | R4441 | $R-026$ |
| F4：70－372 | R－004 | F4442 | F－0：31 |
| F4：37 | Fi－041 | R444： | R－056 |
| Fi4674 | $\mathrm{F}-004$ | Fi4444 | R－058 |
| F4375 | $\mathrm{R}-026$ | R4445 | $\mathrm{R}-024$ |
| F 4376 | F－025 | F4446／447 | $R-025$ |
| F4こ77／E7E | F－0：6 | R444E | $R-0.6$ |
| F4：79－381 | $\mathrm{R}-004$ | R4449 | $\mathrm{R}-024$ |
| F4：32 | R－041 | R4450 | $\mathrm{F}-026$ |
| F48ES | R－004 | F4451 | R－031 |
| R4： 54 | $\mathrm{F-026}$ | R4452 | R－05心 |
| F4：35 | R－6こら | F44．53 | $\mathrm{R}-\mathrm{O} 2$ |
| R4836／537 | F－096 | R4454 | R－0SG |
| F4： $58-390$ | F－004 | R445E／456 | R－025 |
| F4：\％1． | R－041 | R4457 | $\mathrm{R}-009$ |
| F4：32 | $\mathrm{F}-004$ | R4458 | F－152 |
| F4\％$\%$ | $\mathrm{F}-026$ | R4459 | $\mathrm{R}-139$ |
| R4394 | R－025 | F44．60 | $\mathrm{R}-\mathrm{O} 21$ |
| R4\％\％5／396 | F－0：6 | R4461 | R－024 |
| F4：397－39\％ | F－004 | F4462 | $R-0.5$ |
| F 4400 | F－041 | R4463／464 | R－025 |
| F4401 | $\mathrm{F}-\mathrm{O} 4$ | R4465 | R－009 |
| F4402 | R－026 | R4466 | R－152 |
| F4403 | R－0こ5 | F4467 | $R-139$ |
| F4404／405 | R－0．6 | F 4468 | R－021 |
| $\mathrm{F} 4406 / 407$ | R－004 | R446\％ | F－024 |
| R440゙\％ | R－05E | F4470 | R－05E |
| R4409 | F－024 | F4471／472 | $\mathrm{Fi}-025$ |
| R4410／411 | R－025 | F4473 | F－00\％ |
| R4412 | F－OES | F4474 | R－152 |
| R4413 | F－024 | F4475 | Fi－137 |
| F4414 | R－626 | R4476 | $\mathrm{R}-021$ |
| R4415 | $\mathrm{R}-0: 1$ | R4477 | R－024 |
| F4416 | R－056 | F447 | R－058 |
| R4417 | $\mathrm{F}-058$ | R4479／480 | R－0こ5 |
| F4413 | $\mathrm{R}-024$ | F44E1 | R－009 |
| R4419／420 | $\mathrm{F}-2.5$ | $\mathrm{F44E2}$ | $\mathrm{R}-152$ |
| F 4421 | R－0ES | R443： | R－1．99 |
| F4422 | $\mathrm{R}-024$ | F4434 | R－021 |
| F4423 | $\mathrm{F}-026$ | R4435 | R－0こ4 |
|  |  | R44E6 | R－05S |


| F44E7/48E | F-025 | 11412-21 | I-319 |
| :---: | :---: | :---: | :---: |
| R4439 | R-609 | (1422-26 | I-E22A |
| F4490 | R-152 | U427 | I-315 |
| R4491 | $\mathrm{R}-139$ | $11428-80$ | $\mathrm{I}-233 \mathrm{~B}$ |
| F44\%2 | $\mathrm{F}-021$ | 11431-34 | I-313 |
| R4493-497 | $\mathrm{F}-036$ | 1148 | I-301 |
| R449\% | R-012 | 11436-35 | I-206 |
| F449\% | R-025 | 11439/40 | I-211 |
| R4500 | F-0.6 | 11441-45 | I-312 |
| R4501 | $\mathrm{F}-212$ | 11446-50 | I-206 |
| R4502/503 | $\mathrm{F}-130$ | 1145.1-5 | I-312 |
| F4504 | $\mathrm{F}-212$ | 1454-58 | I-321 |
| F4505 | R-025 | 11459-63 | I-206 |
| R4506 | F-05s | 11464-65 | I-322B |
| F4507 | F-02s | 1469-73 | I-320 |
| F4509 | $\mathrm{F}-\mathrm{O} \mathrm{S}$ | 11474-76 | I-312 |
| R4.509 | $\mathrm{R}-212$ | 11477 | I-321 |
| R4510/511 | $\mathrm{R}-130$ | 1478-79 | 1-3220 |
| F4512 | F-212 | 1480 | 1-312 |
| F4513 | R-025 | 1481 | I-31.7 |
| R4.514 | $\mathrm{F}-0.8$ |  |  |
| R4515 | $\mathrm{R}-025$ |  |  |
| F4.516 | R-05E | W401 | E-079 |
| R4517 | $\mathrm{F}-212$ | W402 | E-079 |
| R4.513 | F-130 |  |  |
| R4519 | R-015 |  |  |
| F45\%0-524 | $\mathrm{F}-217$ |  |  |
| F4525-529 | $\mathrm{R}-225$ | $5-5 \mathrm{FCE}$ |  |
| F4580-534 | F-036 | - Prer |  |
| R4535 | R-02S | 0501 | E-036 |
| F4536-540 | F-026 | 0502 | C-021 |
| R4541/542 | R-011 | c503 | c-02s |
| R454: | R-025 | 0504 | c-025 |
| R4544 | F-008 | 0505-0E | c-021 |
| R4545 | Fi-042 | 0509 | c-036 |
| F4546 | R-021 | C510 | c-023 |
| R4547/548 | $\mathrm{F}-015$ |  |  |
| F4549 | $\mathrm{R}-021$ | D501-04 | [-004 |
| F4550/551 | R-015 | 0505 | D-001 |
| F455:2 | $\mathrm{R}-021$ | 0506 | [1-004 |
| R4553/554 | R-015 |  |  |
| F4555 | R-021 | R501 | $\mathrm{R}-219$ |
| F4556/557 | R-015 | $\mathrm{R502}$ | R-15s |
| R455s | $\mathrm{R}-021$ | REO 3 | R-125 |
| F4559/560 | F-015 | R 504 | R-00s |
| R4.561 | R-021 | R505 | R-156 |
| F4562 | F-015 | F506 | R-043 |
| R4563/564 | F-014 | R507 | R-157 |
| F4565-569 | R-017 | RSOE | R-219 |
| 11401-04 | I-312 | 1501 | I-420 |
| 1405/06 | I-211 | 15.02 | I-410 |
| U407-10 | I-312 | U503 | I-411 |
| 114.11 | I-411 | 11504 | I-409 |
|  |  | U505 | I-412 |


| LINE | ITEM | DESCRIPTION | QTY |
| :---: | :---: | :---: | :---: |
| 000 | $\mathrm{C}-005$ | 200P 50 V DISC CAP | 5 |
| 002 | $\mathrm{c}-008$ | . $00150 \cup$ MYLAR 10\% CAF | 5 |
| 004 | C-012 | . O1UF MYLAR 50 V | 54 |
| 006 | C-014 | . 0250 V MYLAR | 12 |
| 007 | C-018 | $.2235 \cup$ TANTALIUM |  |
| 008 | $\mathrm{c}-021$ | 2.2 TANTALUM $25 \cup 20 \%$ CAF | 16 |
| 010 | C-025 | 2200 25V ELECTROLYTIC CAP | 1 |
| 012 | C-028 | $630025 V$ CAP | 2 |
| 014 | c-031 | 1010 V TANTALUM CAP | 5 |
| 016 | c-036 | $10 \cup 25 \cup$ TANT | 7 |
| 018 | $\mathrm{c}-033$ | 150 PF POLY 5\% | 20 |
| 020 | c-039 | 1000FF, POLY | 10 |
| 022 | c-040 | 10,000PF(.01) POLY $50 \mathrm{~V} 5 \%$ | 16 |
| 024 | c-041 | . 1 UF MYLAR $50 \cup 5 \%$ | 2 |
| 026 | c-042 | 2. 2UF NON-POLAR 25 V | 1 |
| 028 | C-043 | . O39LF MYLAR 5\% 50V | 10 |
| 030 | c-044 | 10 LF TANT 3 C | 5 |
| 032 | c-045 | . 1UF 5OV DECOUPLER | 116 |
| 034 | c-046 | . 0056 MYLAR 100 V | 116 |
| $\begin{aligned} & 036 \\ & 0.38 \end{aligned}$ | C.047 | 120 PF 10\% DISC (WAS 75PF | 1 |
| 040 | D-001 | 1 N4002 100 V 1 AMP DIODE | 2 |
| 042 | D-004 | MR501(1N5401) 100V 3AMP | 5 |
| 044 | D-005 | 1N914 | 73 |
| 046 |  |  |  |
| 048 | E-001 | 18 AWG RED | 2 |
| 050 | E-002 | 18 AWG BLUE | 4 |
| 052 | E-003 | BLACK WIRE | 5 |
| 054 | E-017 | SQUARE FUSE HOLDER BLACK | , |
| 056 | E-018 | SQUARE FUSE HOLDER CAP RD | 1 |
| 058 | E-037 | PWRCORD BELDEN17238 36 8' | 1 |
| 060 | E-040 | 2. 9 V EATTERY LITHIUM | 1 |
| 062 | E-044 | AWG 22 ORANGE--BELDN 8524 | 4 |
| 064 | E-045 | BLACK COAX 8216-BELDEN | 3 |
| 066 | E-048 | CT TRANSFORMER $5 \cup 3$ | 1 |
| 068 | E-051 | $3 \backslash 4$ AMP SLO-BLO FUSE | 1 |
| 070 | E-0.53 | 22 AWG STRANDED YELLOW | 2 |
| 072 | E-054 | 22 AWG Stranded black | 2 |
| 074 | E-055 | 22 AWG STRANDED GREY | 2 |
| 076 | E-056 | 22 AWG STRANDED WHITE | 2 |
| 078 | E-057 | 22 AWG STRANDED BROWN | 2 |
| 080 | E-058 | 22 AWG STRANDED VIOLET | 2 |
| 082 | E-059 | 22 AWG STRANDED RED | 4 |
| 084 | E-060 | 22 AWG STRANDED TAN | 2 |
| 086 | E-061 | 22 AWG stranded lght blue | 4 |
| 088 | E-062 | 22 AWG STRANDED GREEN | 4 |
| 090 | E-063 | 18 AWG WHITE | 2 |
| 092 | E-0.4 | 18 AWG ORANGE | 1 |
| 094 | E-065 | 18 AWG YELLOW | 2 |


| 096 | E-066 | 18 AWG WHITE WIORANGE STR | 1 |
| :---: | :---: | :---: | :---: |
| 093 | E-071 | 40 FIN RIBBON CABLE | 1 |
| 100 | E-078 | FIE CEL GOCOND MLX 2.75" | 1 |
| 102 | E-079 | BLIS BAR | 3 |
| 104 | E-080 | FIEBON CABLE, 16-FIN | 1 |
| 106 |  |  |  |
| 108 | I-009 | 7474 IC TTL LHAL FLIPFLT | 1 |
| 110 | I-025 | Z-80 CPU | 1 |
| 112 | I-027 | $27081024 \times 8$ EPROM | 3 |
| 114 | I-03:3 | $21141024 \times 4$ STATIC ' RAM | 2 |
| 116 | I-101 | $74 L S O O$ IC LSTTL QLIAD NAND | 2 |
| 118 | I-102 | $74 L S O 2$ IL LSTTL QLAAD NOR | 1 |
| 120 | I-109 | $74 L 574$ LSTTL [ULALFLIPFLOP | 1 |
| 122 | I-117 | 74LS133 3-8 DECODER | 2 |
| 124 | I-205 | 4013 CMOS LUAL FLIFFLOP | 3 |
| 126 | I-206 | 4016 CMOS QD ANALDG SWTCH | 17 |
| 128 | 1-209 | 4049 CMOS HEX INVTR\DRIVR | 4 |
| 130 | I-211 | 4051 CMOS 8 -IN AN MULTPLX | 10 |
| 132 | 1-216 | 4503 CMOS HEX SSTATE BUFF | 4 |
| 134 | 1-213 | 4514 CMOS 4-16 DE-MLILTPLX | 1 |
| 136 | 1-226 | 6508 CMOS $1 K \times 1$ L PWR RAM | 8 |
| 138 | 1-227 | 4042 QUAD LATCH | 4 |
| 140 | 1-228 | 4174 HEX LATCH | 10 |
| 142 | 1-229 | 4556 DUAL 2-4 DEMUX | 1 |
| 144 | I-230 | 74 CO 2 QUAAD NOR | 1 |
| 146 | I-23.3 | 14066 B QLIAD ANALOG SWITCH | 1 |
| 148 | I -235 | MC1413(2003) | 1 |
| 150 | I-237 | 14504 HEX LEVEL SHIFTER | 2 |
| 152 | I-301 | 311 PRECISION COMPARATOR | 1 |
| 154 | I-302 | 339 RLIAD COMPARATOR | 1 |
| 156 | I-305 | LM741CN OP AMP | 1 |
| 158 | 1-312 | TLOB2 DLIAL EIFET OP AMP | 30 |
| 160 | I-313 | LM348 RIUAL-741. OP AMP | 8 |
| 162 | I-315 | MM5337N NOISE SOURCE | 2 |
| 164 | I-317 | NE5534, SIGNETICS | 1 |
| 166 | I-319 | 3310 ENV GEN | 10 |
| 168 | I-320 | 3320 VCF | 5 |
| 170 | I-321 | 3340 VC口 | 11 |
| 172 | 1-322 | 3280 DUAL OP TRNSCND AMP | 18 |
| 174 | I-323 | LF356 FET OP AMP | 1 |
| 176 | 1-404 | 78M05CT | 1 |
| 178 | I-407 | MA78M12LIC +12 1 \2 AMP REG | 1 |
| 180 | I-410 | MA780SVC +5V1AMP (LM340T-5 | 1 |
| 182 | I-411 | LM7905/79M05 -5V 1A REG | 2 |
| 184 | I-412 | LM317T + 15 SV 1 AMP REG | 1 |
| 186 | I-414 | 8253 TIMER | 1 |
| 188 | I-420 | LM337T NEG ADU REG 1-27V | 1 |
| 190 | I-502 | 16 BIT DAC 71-CSB-I | 1 |
| 192 | I-503 | XO-12C, 5-MHZ, DALE | 1 |
| 194 |  |  |  |
| 176 | J-001 | 1/4" FHONE, SHORTING | 9 |
| 198 | 1-007 | 16-PIN DIP SOCKET | 48 |
| 200 | J-014 | SWITCHCRAFT 113 MONQUACK | 1 |
| 202 | 1-016 | 40 PIN DIP SOCKET | 1 |


| 204 | -1-017 |
| :---: | :---: |
| 206 | 1-023 |
| 208 | ,1-029 |
| 210 | 1-031 |
| 212 | 1-041 |
| 214 | , $1-042$ |
| 215 | 1-043 |
| 216 | , 1-044 |
| 218 |  |
| 220 | L-005 |
| 22 |  |
| 224 | M-002 |
| 226 | M-005 |
| 228 | M-009 |
| 230 | M-016 |
| 232 | M-020 |
| 234 | M-025 |
| 236 | M-027 |
| 235 | M-031 |
| 240 | M-035 |
| 242 | M-039 |
| 244 | M-054 |
| 246 | M-0.56 |
| 248 | M-0ES |
| 250 | M-069 |
| 25.2 | M-070 |
| 254 | M-071 |
| 256 | M-073 |
| 258 | M-079 |
| 260 | M-080 |
| 262 | M-081 |
| 264 | M-082 |
| 266 | M-085 |
| 268 | M-088 |
| 270 | M-089 |
| 272 | M-090 |
| 274 | M-071 |
| 276 | M-092 |
| 278 | M-093 |
| 280 | M-095 |
| 282 | M-097 |
| 284 | M-107 |
| 286 | M-111 |
| 288 | M-112 |
| 290 | M-117 |
| 292 | M-119 |
| 294 | M-124 |
| 296 | M-182 |
| 298 | M-140 |
| 300 | M-150 |
| 302 | M-151 |
| 304 | $M-152$ |
| 306 | M-154 |
| 308 | M-155 |

24 FIN DIF EOCKET ..... 5
3 PIN .JACK ..... 1
20 FIN ,IACK ..... 1
10 PIN MOLEX ,IACK GOLD ..... 1
18-FIN IIF SULKET (BLIRNLIY ..... 7
G-PIN MOLEX JACK GOLD ..... 2
7-PIN MDLEX HOLSING ..... 1
2-PIN MOLEX HOUSNG ..... 1
DIS 6740 DL DIG . 56 MAN ..... 1
RED PLEXIGLASS 11\2"X2" ..... 1
PLASTIC TIES ..... 2
LARGE STRAIN RELIEF ..... 1
LARGE FUBBER FEET ..... 4
TERM RING LUGS 12GAUGE\#10 ..... 1
S 116 "BLK FLATHEAD PHILLIP ..... 4
SHEETMETAL SCREWS ..... 36
6-32 LOCKWASHERS EX TOOTH ..... 7
6-32 NUTS SMALL ..... 11
700/SCI LABEL, LONG ..... 1
SYNTHESIZER WOOD BOX ..... 1
SYNTH FRONT COSMETC STRIP ..... 1
STICKER SMALL "PROPHET-5" ..... 1
STICKER SMALL SCI ..... 1
$1 \backslash 2$ 6-32 SET SCREWS ..... 2
1\4"G-32 PANSLTSCREW MS2P ..... 9
30-1 TENSION CLIF-FW DET ..... 1
KNOB BLCK TOP SPRING CLIP ..... 24
KNOB SILUR TOP SFRNG CLIP ..... 2
THERMALLOY 43-66-2AP ..... 3
EAP HOLDER TH25 MALLORY ..... 2
CLAMP FOR RIB CBLE CFCC-4 ..... 1
DBL CBLE CLMP RICHCO UC--2 ..... 2
8-32 3\8" PANSLT MS SCREW ..... 4
XLLITS 6-32 LARGE ..... 2
NUTS B-32 HEX ..... 6
\#8 LOCKWSHR INTRNL TOOTH ..... 6
SCREW 1 12 " 8-32 PANHD SLT ..... 6
TERMINL RING RED PVI8-1OR ..... 1
1000 SERIAL \# LABELS ..... 1
NYLN SHLDRWSHR - REG \#411 ..... 3
1 1 $\backslash 4$ STANDOFF $1 \backslash 40 \mathrm{D}$ 6-32 ..... 4
3\4 STANDOFF $1 \backslash 40 \mathrm{D}$ 6-32 ..... 2
FOAM RBBR1"W $1 \backslash 16 T$ W\PSA1 ..... 5
G $32 \times 5 \backslash 8 B L K$ FHLLPS M\S ..... 4
HEATSINK ..... 1
3/8" STARWASHER ..... 10
TIE ..... 2
SHRINK TURING 3/16" ..... 1
SHRINK TUBING 1/4" ..... 1
POT NUT ..... 26
\#B FIBER WASHERS ..... 4
1/2" STANDOFF SMITH8343 ..... 6

| 310 | $M-156$ |
| :--- | :--- |
| 312 | $M-157$ |
| 314 | $M-153$ |
| 316 | $M-159$ |
| 313 | $M-160$ |
| 320 | $M-161$ |
| 322 | $M-200$ |
| 324 | $M-201$ |
| 326 | $M-202$ |
| 328 | $M-203$ |
| 330 | $M-204$ |
| 332 | $M-205$ |
| 334 | $M-206$ |
| 336 | $M-211$ |
| 338 | $M-212$ |
| 340 | $M-213$ |
| 342 | $M-214$ |
| 344 | $M-215$ |
| 346 |  |
| 348 | $\mathrm{~F}-013$ |
| 349 | $P-022$ |
| 350 | $P-025$ |
| 352 | $P-027$ |
| 353 | $P-028$ |
| 354 | $P-029$ |
| 356 | $P-030$ |
| 358 | $P-031$ |
| 360 | $P-032$ |
| 362 | $P-040$ |
| 364 | $P-044$ |
| 366 |  |
| 368 | $Q-001$ |
| 370 | $R-005$ |
| 372 | $Q-009$ |
| 374 | $Q-014$ |
| 376 | $Q-036$ |
| 378 | $Q-017$ |
| 380 |  |
| 382 | $R-004$ |
| 384 | $R-006$ |
| 386 | $R-008$ |
| 388 | $R-009$ |
| 390 | $R-010$ |
| 392 | $R-011$ |
| 394 | $R-012$ |
| 396 | $R-014$ |
| 398 | $R-015$ |
| 400 | $R-016$ |
| 402 | $R-017$ |
| 404 | $R-018$ |
| 406 | $R-021$ |
| 408 | $R-022$ |
| 410 | $R-024$ |
| 412 | $R-025$ |

3/8" $\times 6-32$ PHLP CNTRSNK ..... 25
4-40 X 1/4" BLCK PNHDSLT ..... 3
3-32 $\times 1 / 2^{\prime \prime}$ BLK PANHDSLT ..... 4
3/16" WIDE FGAM TAPE ..... 1
MEDIUM "PROPHET-5" STCKR ..... 1
8-32 X 3/4" PNHDSLT ..... 2
SYNTH WHEEL, 5V3 ..... 2
CONTRIL PANEL, SV: ..... 1
WHEEL BOX, 5 VS ..... 1
BOTTOM PANEL,5V3 ..... 1
WHEEL BRACKET,5V3 ..... 2
KEYBOARD BKT, SV3 ..... 1
HEATSINK,BACK FNL ..... 1
PCB1, 5V: ..... 1
PCB2,5V3 ..... 1
PCB3,5V3 ..... 1
PC:B4,5V3 ..... 1
PCB5,5V3 ..... 1
GO FIN HEADER AP ..... 2
PINS GOLD ..... 8
1OPIN PLUG GOLD ..... 1
7-PIN POLAR. RT-ANGLE ..... 1
GOLD SOCKETS CONTACT ..... 23
20 PIN PLUS GOLD ..... 1
3 FIN PLUG GOLD ..... 1
POLARIZING PINS ..... 2
5 PIN PLUG ..... 1
6 PIN MOLEX ST ..... 22-FIN MOLEX GGLD PLUG
PACKING TAPE ..... 1
1" GLASS TAPE ..... 1
28X50X. 002 BAGS M 1000 ..... 1
WARRANTY CARD ..... 1
1000.3 OP MAN (CM1000C) ..... 1
1000 PACKING BOX ..... 1
330 OHM 1\4W 5\% ..... 35
470 OHM 1\4W 5\% RESISTOR ..... 23
1K 1 \4W 5\% RESISTOR ..... 12
1.5K 1\4W 5\% RESISTOR ..... 5
2K 1\4W 5\% RESISTOR ..... 9
4.7K 1/4W 5\% ..... 12
1OK $1 \backslash 4 \mathrm{~W} 5 \%$ RESISTOR ..... 27
15K 1 \4W 5\% CARBON FILM ..... 7
2OK 1\4W 5\% RESISTOR ..... 14
30K 1\4W 5\% RESISTOR ..... 6
39K 1 \4W 5\% RESISTOR ..... 5
47K 1\4W 5\% RESISTOR ..... 6
68K 1\4W 5\% RESISTOR ..... 11
75K 1\4W 5\% RESISTOR ..... 2
91K 1\4W 5\% RESISTOR ..... 15
10OK 1\4W 5\% RESISTOR ..... 63

| 414 | $R-026$ | 20OK 1 \4W 5\% RESISTGR | 28 |
| :---: | :---: | :---: | :---: |
| 416 | R-023 | 470K 1 \4W 5\% RESISTOR | 6 |
| 418 | R-029 | 1M 1\4W 5\% RESISTOR | 17 |
| 420 | R-0.30 | 2. 2 M 1 1 4W 5\% RESISTOR | 7 |
| 422 | R-031 | 3K 5\% RESISTOR | 6 |
| 424 | R-035 | 2. 7 K RESISTOR | 1 |
| 426 | $R-036$ | 3.3K RESISTOR | 22 |
| 423 | R-038 | 3. 2 K RESISTOR | 1 |
| 430 | R-040 | 22K, 5\% | 11 |
| 432 | R-041 | 150K RESISTOR | 25 |
| 434 | R-042 | 560 OHM RESISTOR | 1 |
| 436 | R-04.3 | 47 OHM 5\% RESISTOR | 1 |
| 439 | R-045 | $10 M 5 \%$ RESISTOR | 3 |
| 440 | R-047 | 10 OHM 5\% 1 \4W RESISTOR | 1 |
| 444 | $R-054$ | EKK, 5\% | 2 |
| 446 | R-056 | 51K゙, 5\% | 5 |
| 447 | R-057 | 120K, 5\% | 5 |
| 448 | R-0.53 | 240K, 5\% | 20 |
| 452 | $\mathrm{F}-062$ | 5. 6K, 5\% | 1 |
| 4.54 | R-063 | 910, 5\% | 1 |
| 456 | R-064 | 5.1K, 5\% | 2 |
| 4513 | R-065 | 160K, 5\% | 2 |
| 460 | R-06S | 300K, 5\% | 1 |
| 462 | R-067 | 3. $3 \mathrm{~K}, 5 \%$ | 1 |
| 46.4 | R-068 | 100, 5\% | 1 |
| 466 | R-107 | 4.99K 1\% RESISTOR | 3 |
| 468 | R-108 | 10K 1\% FESISTOR | 2 |
| 470 | R-110 | 100K 1\% 1/4W | 55 |
| 472 | $R-113$ | 30. 1 K 1\% RESISTOR | 7 |
| 47:3 | R-114 | 54.7K 1\% RESISTOR | 5 |
| 474 | $R-115$ | 301K RESISTOR 1\% | 7 |
| 475 | R-116 | 2. $21 \mathrm{M} 1 \%$ 1\4W RESISTOR | 12 |
| 476 | R-119 | 13.3K 1\% RESISTOR | 1 |
| 478 | R-121 | 1M, 1\% | 1 |
| 479 | R-122 | 200K 1\% RESISTOR | 1 |
| 480 | R-123 | 437K 1\% RESISTOR | 1 |
| 482 | $\mathrm{R}-125$ | 121, 1\% RNS5L1210F | 1 |
| 484 | R-128 | 182K 1\% RESISTOR | 2 |
| 486 | R-130 | 249K 1\% RESISTOR | 5 |
| 487 | R-139 | 1.32K, 1\% | 16 |
| 488 | R-140 | 3.32K, 1\% | 5 |
| 470 | R-141 | 4.75K, 1\% | 14 |
| 472 | $\mathrm{R}-142$ | 5.62K, 1\% | 13 |
| 494 | R-144 | 20.0K, 1\% | 2 |
| 495 | R-145 | 24.3K, 1\% | 16 |
| 496 | R-146 | 26.7K, 1\% | 10 |
| 498 | R-147 | 47. 5K, $1 \%$ | 10 |
| 502 | R-149 | 121K, 1\% | 5 |
| 504 | R-151 | 162K, 1\% | 5 |
| 506 | $R-152$ | 187K, 1\% | 5 |
| 510 | R-156 | 243, 1\% | 1 |
| 512 | R-157 | 2.55K, 1\% | 1 |
| 513 | R-158 | 1.24K, $1 \%$ | 1 |
| 516 | R-159 | 110K, 1\% | 1 |


| 513 | $R-161$ |
| :--- | :--- |
| 520 | $R-162$ |
| 522 | $R-163$ |
| 524 | $R-165$ |
| 528 | $R-167$ |
| 530 | $R-168$ |
| 532 | $R-169$ |
| 534 | $R-170$ |
| 536 | $R-171$ |
| 544 | $R-207$ |
| 546 | $R-211$ |
| 548 | $R-212$ |
| 550 | $R-217$ |
| 552 | $R-218$ |
| 554 | $R-219$ |
| 556 | $R-221$ |
| 558 | $R-222$ |
| 564 | $R-225$ |
| 572 | $R-300$ |
| 574 | $R-301$ |
| 576 |  |
| 578 | $S-025$ |
| 580 | $S-027$ |
| 582 | $S-031$ |
| 584 | $S-032$ |
| 586 | $S-034$ |
| 588 | $S-038$ |
| 590 | $S-028$ |
| 592 | $S-029$ |
| 554 | $S-030$ |
| 558 |  |
| 600 | $T-002$ |
| 602 | $T-003$ |
| 604 | $T-008$ |
| 606 | $T-011$ |

24. SK, $1 \%$ ..... 1
332, 1\% ..... 3
18.2K, $1 \%$ ..... 1
261K, 1\% ..... 1
52.3k, 1\% ..... 6
80B, $1 \%$ ..... 6
13.OK, $1 \%$ ..... 6
357k, 1\% ..... 10475K, $1 \%$
47以, $1 \%$ ..... 5
WA1GO405104UA 100K POT ..... 2
5K TRIMMER 1 TURN TOP ADU ..... 11
100K TRIMMER 1 TURN TP ADJ ..... 6
100K TRIM, ITURN TOP PIHER ..... 25
1OK TRIM, 1 TURN TOP PIHER ..... 2
200 OHM TOP AII. TRIMMER ..... 2
SPECIAL 1OK LIN POT ..... 26
SOK CERMET BCLUR3386P1503 ..... 5
25K 1-TURN TOP ADJ PIHER ..... 5
39-OHM $\times 8$ NTWK, BOURNS ..... 1
$22 K-$ OHM $\times 15$ NTWK, BOLIRNS ..... 1
AC POWER SWITCH LIGHT RED ..... 1
5-OCT KYBD 10-0-0218-1 ..... 1
SWITCH GREY SR ..... 1
$115 / 230$ SLIDE SW 46206LFR ..... 1
FOOTSWITCH ..... 1
REC ENABLE ${ }^{\text {DIS }}$ SLIDE SW ..... 1
BLACK LED SWITCH SRL ..... 22
GREY LED SWITCH SRL ..... 13
ORANGE LED SWITCH SRL ..... 1
2N3904 PNP TRANSISTOR ..... 1
2N4250 PNP TRANSISTOR ..... 19
ADI820 MATCHED PNP PAIR ..... 1
3082 RCA ..... 1

## SECTION 6 <br> GLOSSARY

This list covers abbreviations appearing on SCl documentation except that integrated circuits are generally shown with the manufacturer's abbreviations. Refer to the device data sheet as required.


| F | Farad | n | nano- |
| :---: | :---: | :---: | :---: |
| F | fuse (designator) | N | non-inverting input |
| F | Farenheit | NC | no connection |
| FDBK | feedback | NC | normally closed contact |
| FET | field-effect transistor | NEUT | neutral |
| FF | flip-flop | NO | normally open contact |
| FILT | filter (VCF) | NOM | nominal |
| FIN | final | NORM | normal |
| fine | fine | NSE | noise |
| FOA | (for FACTORY USE ONLY) | NVM | non-volatile memory |
| FREQ | frequency |  |  |
| FSK | frequency-shift keying | 0 | output (solid-state switch) |
| FT | foot | OBS | obsolete |
| FTSW | footswitch | OfST | offset |
|  |  | ORG | orange |
| G, GATE | gate | OSC | oscillator (VCO) |
| GEN | generator | OTA | operational transconductance amplifier |
| GLD | glide | OUT | output |
| GND | ground | OV | overflow |
| GRN | green |  |  |
|  |  | p | pico- |
| H, HEX | hexadecimal (base 16) | P | plug (designator) |
| Hz | Hertz | P. | polyphonic (modulation) |
|  |  | PBND | pitch bend |
| 1 | inhibit | PC | program counter (in CPU) |
| 1 | input (solid state switch) | PCB | printed circuit board |
| labc | amplifier bias current ( 3280 control) | PED | pedal |
| IC | integrated circuit | PNK | pink |
| 1 N | input | PNL | panel |
| INIT | initial | POS | positive |
| INT | interrupt | POT | potentiometer |
| INV | inversion, inverter | PR | pair |
| 1/O | input/output | PRGM | program |
| IRQ | interrupt request | PRGMR | programmer |
|  |  | PROM | programmable read-only memory |
| J | jack (female pins) | PRST | preset |
| JSTK | joystick | PS | program select |
|  |  | PSB | power supply board |
| K | kilo- | PW | pulse width |
| KBD | keyboard | PWM | pulse-width modulation |
|  |  | PWR | power |
| L, | lower |  |  |
| LD | load | Q | transistor (designator) |
| LED | light-emitting diode | QA | transistor array (designator) |
| LFO | low frequency oscillator | QTY | quantity |
| LFT | left |  |  |
| LIM | limit, limiter | R | resistor (designator) |
| LIN | linear | RA | resistor array (designator) |
| LOG | logarithmic | RAM | random-access memory |
| LSB | least significant bit | REC | record |
| LSI | large-scale integration | REF | reference |
| LVL | level | REG | regulation, regulator |
|  |  | REL | release |
| m | mili- | RES | resonance |
| M | mega- | REV | revision |
| MAX | maximum | RGT | right |
| MEM | memory | RIP | ripple clock |
| MIN | minimum | ROM | read-only memory |
| MIX | mixer | RS | reset |
| MOD | modulation | RST | restart |
| MOS | metal-oxide semiconductor |  |  |
| MSB | most significant bit | 5 | switch |
| MSI | medium-scale integration | 5 | analog switch signal |
| MSUM | master summer | SA | switch array (designator) |
| MTUN | master tune | SAR | successive approximation register |
| MUX | multiplexing, multiplexer | SEC | second |


| SEL | select | $u$ | micro- |
| :---: | :---: | :---: | :---: |
| SEQ | sequencer | U | integrated circuit (designator) |
| SER | serial | U, | upper |
| S/H | sample and hold | UART | universal asynchronous receiver-transmitter |
| SHT | sheet | UNI | unison |
| SIG | signal | USART | universal synchronous-asynchronous |
| S/N | signal-to-noise ratio |  | receiver-transmitter |
| S/N | serial number |  |  |
| SPAD | scratchpad (RAM) | $v$ | Volts |
| SPK | spare parts kit | $\mathrm{V}(\mathrm{A})$ | $\checkmark$ supply, analog circuit |
| SPKR | speaker | $V(\mathrm{D})$ | $\checkmark$ supply, digital circuit |
| SRC | source | V-C | voltage-to-current converter |
| ST | start | VCA | voltage-controlled amplifier (AMP) |
| STRB | strobe | VCF | voltage-controlled filter (FILT) |
| SUM | summation, summer | VCO | voltage-controlled oscillator (OSC) |
| SUS | sustain | VDAC | DAC output voltage |
| SYM | symmetry | VIOL | violet |
| SYNC | synchronization, synchronizer | vmux | POT MUX output voltage |
| SYNTH | synthesizer | V/OCT | volts-per-octave |
| SYS | system | VOL | volume |
|  |  | VPED | pedal voltage (or, voltage pedal) |
| T | transformer (designator) | VR | voltage regulator (designator) |
| TB | terminal board (designator) | VREC | voltage record |
| TC | time constant |  |  |
| THRS | threshold | W | wiring or cable |
| TP | test point (designator) | W- | wheel (MOD) |
| TRI | triangle-wave | WHT | white |
| TRIG | trigger |  |  |
| TRIM | trimming, trimmer | XOR | exclusive-OR |
| TTL | transistor-transistor logic |  |  |
| TUN | tune | Y | crystal |
|  |  | YEL | yellow |

## THEORY

## 8-0 INTRODUCTION

This is the first section of supplementary material appended to the Rev 3.0 Technical Manual which covers the series referred to as Rev 3.1 and 3.2.

The updates and expansion of the microcomputer's memory configuration which became Rev 3.1 are transparent, so, of no interest to the player. But once the Polyphonic Sequencer for the Prophet-10 was designed, we couldn't resist developing one for the Prophet-5. Thus, shortly after Rev 3.1 went into production, we again redesigned the Prophet-5 computer (and a few other circuits) to allow it to interface with the Model 1005 Polyphonic Sequencer and Model 1001 Remote Keyboard/Controller. Therefore if they desire to use these products, owners of Rev 3.0 and 3.1 Prophets will need to have their instruments upgraded to Rev 3.2.

Rev 3.0 started with serial number 1300. Specific tables of 3.1 and 3.2 serial numbers and software versions are in Section 11. If you are in doubt about a Prophet's Rev, just look at the silk-screening on PCB 3. Both revisions 3.0 and 3.2 have the numbers silkscreened at the center top edge of the board. (Note that revision 3.0 is simply called revision 3.) Revision 3.1 has the number screened at the top left corner of the board.

## 8-1 REVISION 3.1 COMPUTER and POWER SUPPLY

Please refer to SD341 in Section 10. Revision 3.1 incorporates changes to the computer operating system PROM and the Non-Volatile program RAM. For PROM, U312/13 2716 2-K units were put in place of the three 27081 K units in Rev 3.0. This allowed the use of a higher-reliability part, elimination of the +12 V and -5 V power supplies, and created program space for the diagnostic memory test. (The tests are covered in Section 11.)

To use the higher-density 2716s, the CPU address lines to U318 Memory Address Decoder are shifted up to A12-A14. A11 was provided for later updating this board with a $27324-\mathrm{K}$. As shown, it is normally disconnected from the CPU. Instead, the All lines to U312-U314 sockets are tied high. (On the 2716, pin 21 is for the Vpp programming pulse.)

The eight 6508 ( $1 \mathrm{~K} \times 1$ ) NV RAM was changed to U383/84, two 4334 or 6514 (1K $\times 4$ ). These parts have a higher reliability than the parts previously used. To achieve the correct timing, the 3.1 (and 3.2) -NV WRITE signal is generated very differently from the way it is in Rev 3.0. NAND-Gate U382-8 is wired as an inverter. Thus when U311-19 CPU -MREQ goes low, and A15 goes high, U382-11 goes low. U382-6, also an inverter, goes high, raising U320-13. If S3 RECORD is set to ENABLE, U320-12 will also be high, causing U320-11 to go low, enabling the NV RAM -WR inputs.

The Power Distribution area of the schematic shows the spare pins (2 and 3) on P302 created by removing the +12 V and -5 V lines from PCB 3. The back-panel cable wires to these pins may or may not exist in a specific 3.1 unit. But on all 3.1 units, the regulators and associated components were removed from PCB 5. (See SD541.)

An additional, simple change was made to the CPU which has absolutely no effect on operation. U311-25 -BUSRQ is a CPU output which in REV 3.0 was tied high. In Rev 3.1 this pin is pulled high through R3154 for optional use with factory test instruments.

SD342 shows how TP304 was added to U324-10 ADC BUS DRIVER, pulled low through R3155. Tying this point high starts the memory test routine, as discussed in Section 11.

## 8-2 REVISION 3.2 COMPUTER and USART

Rev 3.2 was created to interface with the Model 1005 Polyphonic Sequencer and Model 1001 Remote Keyboard/Controller. In order to arrange the interface, the operating system was again expanded and communication circuitry added. Changes were also made to the Common Analog circuitry to accomodate PITCH and MOD CV inputs (see para. 8-3).

See BD051 Rev 3.2 Interconnect Diagram. J17 DIGITAL INTERFACE jack on the back panel is a 4 -pin Switchcraft SL-17-4F, SCI \#J-053. To mate, use SL-40-4M, SCI \#P-053. This jack is cabled along with ANALOG inputs from $J 16$ (see below) through J15, to added connector P305. SD351 shows the DIGITAL CABLE destination, U386 SIGNETICS 2661 Programmable Communications Interface. This USART exchanges data with a compatible transciever over three lines as specified below. System interface programming is discussed in Section 9 (as well as in the current Prophet-5 Operation Manual, CM1000C.1).

WARNING! This is not an RS-232 interface. It uses 5-V TTL levels. RS-232 voltage levels $(+/-12$ or $+/-15 \mathrm{~V})$ will most likely blow the two input gates. Furthermore, most RS-232 interfaces lack the speed required for transparent sequencer-Prophet communications.

Pin 1, GROUND

## Pin 2, CLOCK TO SYNTH

This input sees pin 2 of a 74 LSO 08 (U385-3), with a 10 K pull-up to +5 V . Note that the transmit and receive clocks (TxC, RxC) are tied together. Maximum frequency: 625 kHz . Minimum clock frequency for "transparent" real-time sequencer operation depends on exact operations involved. Slower speeds will generally degrade performance by causing the Prophet to wait too long for the sequencer to complete multi-byte data transfers. 50 kHz is probably as slow as anyone is likely to find useful.

## Pin 3, DATA TO SYNTH

This input sees pin 4 of a 74 LS 08 (U385-6), with a 10 K pull-up to +5 V . Data format is discuissed in Section 9.

## Pin 4 , DATA FROM SYNTH

This is a MOS output direct from pin 19 of the Signetics 2661 USART. The driver Low output voltage ( VOL ) is specified at 0.4 V max. with a 2.2 mA output current ( IOL ). The driver High output voltage $(\mathrm{VOH})$ is 2.4 V min., specified at $-400 \mathrm{uA}(\mathrm{IOH})$.

## Digital Cable Specifications

The cabling used depends on the distance desired between units, and upon the noise present in the system environment. Using individual coaxial cables for the two data and clock lines will work best. It is likely you could have trouble-free operation at $20-\mathrm{ft}$ or longer. Three-conducter coax will probably work up to 10 ft . Single wires may be used
for the 2 to 5 -foot range. The clock speed influences cable performance, since data transfered at higher speeds encounters more reactance (hence, degradation) in the cable.

## USART OPERATION

Normally U386 USART stands unused. But it is initialized to interrupt the CPU when serial data is received. When the CPU is interrupted, it stops whatever it is doing and reads the USART data as if it were reading a memory device. The CPU can also output a byte to the USART. As discussed in the section on programming, this data exchange enables sequencing and remote keyboard control.

In more detail, pin 21 RESET connects to the CPU -RESET through inverter-wired U382-3. When power comes on, RESET clears the USART's internal registers and sets it to Idle. To operate, it must be initialized with the appropriate bytes sent to its control registers.

The USART connects to the Address Bus. AO and AI select, while A15 actually programs the reading and writing to or from the USART's receive, transmit, or control registers.

While the Address Bus is used to program the USART, its data lines remain tri-stated until pin 11 -CS goes low. The CPU sends commands and output data to the USART over the Data Bus. The USART sends input data and its own status bytes (as opposed to status bytes sent by the external sequencer) to the CPU.

After resetting and initializing the USART, it is set-up to respond to data input as follows. Through the Low-Voltage Ouput Port Decoder U319, the CPU sets pin 10 -CSOL 5 low. On Rev 3.0 this signal cleared the monophonic sequencer interface to GATE 5. On Rev 3.2 this signal clears the Interrupt Flip-Flop U330-2 (see SD352), while GATE 5 is controlled separately. (GATE 5 is now memory-mapped. It is enabled by U318-10, through inverter U343-6 and Flip-Flop U330-13.)

Once the Flip-Flop is reset, U330-2 -INT is high. Notice U385-8, the AND gate (converted to negative logic by DeMorgan) connected to USART pin 14 RxRDY. -INT connects to U385-9. Pin 10 is pulled high by R3153. Thus, with both inputs high, U385-8--which actually connects to the CPU--is high and the CPU runs normally.

The CPU is interrupted either by the USART signalling that it has received a byte, or by a GATE occuring through the monophonic sequencer interface. In the first case, the USART RxRDY pin goes low when the USART has received a serial data byte. Whenever the -INT occurs, the CPU first examines the USART to see if its receiving register is holding data. If not, then the -INT must have arisen from the monophonic sequencer interface.

In this second case, the high SEQ GATE IN (J3) is inverted by U331-4, delayed slightly, and re-inverted by U331-2 to clock the Interrupt Flip-Flop U330-2. Since pin 5 D is tied high, pin $1 Q$ goes high, and pin $2-Q$ goes low, generating the -INT.

J16 ANALOG INTERFACE connector is SCI \#J-054. To mate, use SL-40-5M, SCI \#P054. The pin specifications are:

WARNING! Since we have no idea what you will be connecting to these inputs, we cannot guarantee this interface will work with any custom device. You are completely responsible for any damage to the Prophet which may result from connecting non-SCI accessories.

## Pin 1, GROUND

Pin $3,+22 \mathrm{~V}$, unregulated, 50 mA
Pin 5, -22V, unregulated, 50 mA
These two supplies have 5.1 -ohm current-limiting resistors (see SD551). But accessories should be fully tested with another power source before connecting to these supplies. WARNING! The Prophet can be damaged if these supplies are tampered with. For best protection of the Prophet, it is best to avoid using these supplies.

Pin 4, PITCH WHEEL CONTROL VOLTAGE INPUT (P-WH CV IN)
This input raises or lower's the pitch of all five voices. The voltage applied should be nominally zero for the instrument to be tuned to $A-440$. Both positive and negative voltages can be applied. The Prophet disables this input during its TUNE routine to prevent accidental detuning.

Pin 2, MODULATION WHEEL CONTROL VOLTAGE INPUT (M-WH CV IN)
This input ranges $0-+10 \mathrm{~V}$, with maximum modulation being applied at +10 V . Do not apply a negative voltage to this input.

Rev 3.2 changes to the Common Analog section are shown on SD354. The MOD Wheel circuitry has gained a Summer U374-8 to add the Mod Wheel CV and an external Mod CV together. VCA U381-12 allows the remote voltage control, and introduces WHEEL BAL trimmer R3168. Trim procedure is in Section 11.

Remote PITCH CV input required switch U377-10 to disable this input during the TUNE routine.

## 9-0 INTRODUCTION

This section is the software guide to the system interface distinguishing Rev 3.2 Prophet-5s. The interface was specifically designed to accomodate the Model 1005 Polyphonic Sequencer, Model 1001 Remote Keyboard/Controller, and other accesories. But to encourage experimentation with remote programming of the Prophet we publish this specification for enthusiasts who would design their own sequencer/controller. Many of the popular microcomputers can now be interfaced to the Prophet-5.

All the information you need to use the interface is below. The programs required to transmit keyboard status and to process external keyboard and program commands are contained within the Prophet's own software. This considerably simplifies your sequencer software design into the data exchange of "bit maps" of the keyboard as it is recorded or played. The sequencer never enters into the Prophet's operating system itself, so your experiments can not "hurt" the Prophet by faulty programming. (Although you can of course cause damage with faulty hardware.) The Prophet's operating system is in PROM and remains unaltered, no matter what you do. At worst you will erase the Non Volatile (NV) RAM which stores the "sound" programs. But the programs are easily re-loaded through the standard CASSETTE interface. (The Model 1005 stores and loads programs through this system interface.)

This is a high-speed serial interface, with the clock supplied by the external sequencer or keyboard. We can recommend the SIGNETICS 2651 or 2661 Programmable Communications Interface, which is essentially a microcomputer-oriented USART (Universal Synchronous/Asynchronous Receiver-Transmitter), because it is what the Prophet uses. The 2661 can be clocked to 1 MHz . The Model 1005 clocks the Prophet at 625 kHz . Not all USARTs will operate at the speeds required, so choose carefully. USARTs are probably the easiest to use, but other techniques are possible. A cleverly-programmed microprocessor could drive the interface directly, as could discrete logic.

## 9-1 Data Format

Both the DATA TO and DATA FROM SYNTH signals use the standard asynchronous serial format; start bit, eight data bits, parity (odd), stop bit. Start bit is low, data is positive, stop is high.


Figure 9-0
DATA FORMAT

At the speed this system normally operates, completely asynchronous operation was not possible. Therefore the external circuitry provides its own normally-high clock. Clock division is not used, so during data transmission a clock pulse must accompany each data bit. As shown, the Prophet receiver samples DATA TO on the rising edge of the clock. The clock should be free running, but the system will work if the clock toggles only during data transmission.

## 9-2 Error Checking

When it receives data, the Prophet receiver interrupts its CPU which examines a status register in the receiver. The status register indicates if there are any errors. If there is an error, the Prophet transmits code 3F on DATA FROM SYNTH.

There are three possible types of errors: parity, framing, and overrun.
Odd parity works by counting the total number of the data bits and the parity bit (9 total) which are set. If one, three, five, or seven data bits are set (1), parity is already odd, therefore the parity bit is left reset (0). If zero, two, four, six, or eight data bits are set, the parity bit is set to make the total set bit count odd. The Prophet checks DATA TO for parity. The Prophet sends the parity bit with DATA FROM. However, you may choose to ignore parity at your sequencer receiver.

A framing error results when the receiver doesn't find a stop bit at the end of the byte. In a standard asynchronous system this could be caused by a gross difference in transmit and receive clock frequencies. On this system there is a single clock, so a framing error may only result from actual data loss or noise.

An overrun error results when data is being sent too fast for the Prophet receiver to process it (or, by not allowing enough time between bytes). So, this error results from transmit timing problems with your interface.

## 9-3 Status Bytes

The Prophet-5 never volunteers DATA FROM, it only transmits when prompted by the sequencer. Communication is initiated by the sequencer transmitting "status" bytes which may or may not signify that data follows. For example, to change programs the sequencer first sends a byte to the Prophet saying that the next byte is the new program number. The Prophet will then wait for this second byte, and change its program accordingly when it is received.

There are 12 unique status bytes. A status byte is simply a unique hexadecimal (H) number. It is distinguished from other bytes merely by being the first which the sequencer transmits to the Prophet as part of any data transfer. The Prophet requires 0 $-1-1 / 2$ milliseconds (worst case) to respond to the status byte interrupt. It will then be ready to receive or transmit data which is formatted and timed as specified below. Generally, while data can be transmitted with spaces of between 1 to 4 ms between bytes without causing errors, you will probably want to operate faster for the most transparent operation. Most of the Prophet's receiving operations are accompanied by a "time-out" which declares an error if data is not received within 4 ms . When such an error is detected, the Prophet simply ignores the received data and resets to wait for another status byte. So if your data arrives too late, or you accidentally send more data than needed, the Prophet may interpret the data as a status byte.

The Prophet will not accept status bytes during its TUNE routine．During TUNE，DATA FROM transmits a BREAK signal to tell the sequencer the Prophet isn＇t listening．The BREAK is simply a continuous low on DATA FROM．In other words，your receiver will see a start bit followed by no stop bit．The break can therefore be detected by counting at least two framing errors with zero as data received．The BREAK can therefore be used to inhibit the sequencer．

## 9－4 STATUS 0：SEND KEYBOARD and BANK／PROGRAM BYTES

This status byte is used for the sequencer to record the Prophet＇s keyboard and＂sound＂ program status．Code $01(\mathrm{H})$ on DATA TO interrupts the Prophet to read its keyboard． After a 0 － 2 －ms（worst－case）delay to respond to the interrupt，the Prophet transmits eight bytes of keyboard information over DATA FROM．As mapped below， 61 of the 64 bits represent key status（three aren＇t used）． 0 means the key is off（＂up＂）， 1 means the key is on（＂down＂）．As shown，the least－significant bit（LSB）of the first byte is the lowest C（CO）．

|  | LSB |  |  |  |  |  |  | MSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte 0 | C0 | C\＃10 | DO | D\＃10 | EO | F0 | F\＃10 | G0 |
| Byte 1 | G\＃0 | A0 | A\＃0 | B0 | Cl | C；11 | D1 | D引1 |
| Byte 2 | E1 | FI | F\＃1 | G1 | G\＃1 | A1 | A\＃1 | B1 |
| Byte 3 | C2 | C\＃2 | D2 | D\＃2 | E2 | F2 | F\＃12 | G2 |
| Byte 4 | G非2 | A2 | A\＃2 | B2 | C3 | C\＃3 | D3 | D非 |
| Byte 5 | E3 | F3 | F非3 | G3 | G $\\|^{\text {3 }}$ | A3 | A\＃3 | B3 |
| Byte 6 | C4 | C\＃14 | D4 | D\＃14 | E4 | F4 | F\＃1 | G4 |
| Byte 7 | G\＃4 | A4 | A\＃1 4 | B4 | C5 | X | X | X |

After sending the eight keyboard bytes the Prophet sends a byte which contains the bank and program number．This byte＇s format is that the least significant three bits are the PROGRAM number； 0 corresponds to program number 1， 7 corresponds to program number 8．The next three bits are the BANK number； 0 is bank 1,4 is bank 5．（The two most significant bits aren＇t used．）

These nine bytes follow close on one another．The delay between keyboard bytes 0 and 1 is 150 us．The time between the remaining eight bytes is a uniform 36.4 us．The sequencer receiver must be ready to receive this data with the required speed，or an overrun error will occur in the sequencer．Note that it is also a good idea to insert ＂time－outs＂in your receiver software so your system is not hung－up waiting for bytes which it somehow may have missed．

You will have to format this data in RAM for your particular requirements．For example，since these bytes only tell the sequencer what keys are being held when it asks，in order to create timing information the sequencer will have to continually sample the Prophet＇s keyboard and compare to find out when keys go on or off．

## 9－5 STATUS 1：SEND ACK and RECEIVE KEYBOARD and BANK／PROGRAM BYTES

This status is used for the sequencer to play the Prophet＇s keyboard and select programs．When code $02(\mathrm{H})$ is received，the Prophet processes the interrupt（again，for up to 2 －ms，worst－case）．When it is ready to receive eight keyboard bytes and a program byte，it acknowledges the sequencer＇s request by sending the＂ACK＂code 36（H）．The sequencer then transmits the keyboard and program bytes in the format discussed under STATUS 0.

For the most transparent operation, you will want a minimum of time between bytes transmitted to the Prophet. The faster the transfer, the truer the timing will be. Some specific timing figures may be of use. For example, the Prophet's scan time (for each program loop) is 6 ms , or 11 ms if controls are being used. This means there is a worstcase delay of 11 ms between a key being pressed and its being heard or recorded. This is not normally detectable in the Prophet. However, sequencing adds new timing concerns, since the Prophet waits for the transfer to be completed before continuing its loop. With a 625 kHz clock, 9 serially-formatted bytes will take only 158.4 us ( 1.6 us X 99 bits). But if they are spaced 1 ms apart, the whole transfer will about double the worstcase loop time. It is more reasonable to use the fastest clock possible, and allow up to 100 us between bytes. This will have a negligible effect on the Prophet's loop.

The Prophet is protected from being "hung-up" by extremely slow or nonexistent data. Its time-out software declares an error and ignores the whole message if more than about 4 milliseconds elapses between bytes.

When the message is complete, the Prophet places this data into its "Scratchpad" RAM table, playing the notes as if they came from its own keyboard. Even while receiving from the external sequencer the Prophet's keyboard remains active and can be used normally (unless the sequencer TRANSPOSE function is enabled, see STATUS 2). Of course you still have a five-voice maximum. So if you, for example, play on the keyboard while the sequencer is playing, you will "steal" voices from the sequence.

If no program change is desired, you can either transmit the last program number, or the code FF(H) which the Prophet simply ignores. Except for the FF code, the Prophet will sense an error if either of the two MSBs of the program byte are set.

NOTE. Be sure the Prophet is switched to PRESET mode when you want to change programs.
(Status B can be used for changing the program only. Status E can be used for receiving "short" keyboard data. See below.)

## 9-6 STATUS 2: TRANSPOSE ON

This status byte is used to enable the sequencer transpose function. Once the Prophet receives code $04(\mathrm{H})$, you can transpose the entire playback sequence over a four-octave range by just hitting a key between C0 and C4 on the Prophet. The transposition is equal to the interval between C2 and the key played. For example, to transpose down a fifth, hit F1. To transpose up a major seventh from the original key, hit B2. To transpose back to the original key, hit C2.

## 9-7 STATUS 3: SAVE TO TAPE

This status byte is used to extract the contents of the Non-Volatile program RAM from the Prophet, without using the independent CASSETTE interface. Organized as 40 24byte programs, NV RAM uses 960 of its 1024 (1K) bytes. The least-significant seven bits of each byte represent a programmable pot setting of $0-127$ steps, while the MSB represents a switch setting ( $1=0$, $0=0$ ff). The Prophet has another area of RAM called "Scratchpad" in which the current status of the machine is registered. When selecting a program in PRESET mode, a set of 24 bytes is transferred from NV RAM to the Scratchpad, with the "pot" bits filling the pot table and the switch bits being regrouped into the switch status table. Here is how the pot and switch bits are grouped in each NV program:

| Byte 0 | $\frac{\text { Switch Bit (7) }}{\text { OSC A PULSE }}$ | $\frac{\text { Pot Bits ( } 0-6 \text { ) }}{\text { FILT ATK }}$ |
| :---: | :---: | :---: |
|  | OSC A SAW | FILT DEC |
|  | OSC A SYNC | FILT SUS |
|  | OSC B SAW | FILT REL |
|  | OSC B TRI | AMP ATK |
|  | OSC b PULSE | AMP DEC |
|  | OSC B KBD | AMP SUS |
|  | UNISON | AMP REL |
|  | POLY-MOD FREQ A | Filter Cutoff |
|  | POLY-MOD PW A | FILT ENV AMT |
|  | POLY-MOD FILT | MIX OSC B |
|  | LFO SAW | OSC BPW |
|  | LFO TRI | MIX OSC A |
|  | LFO SQUARE | OSC A PW |
|  | FILT KBD | MIX NOISE |
|  | RELEASE | FILT RESONANCE |
|  | W-MOD FREQ A | GLIDE |
|  | W-MOD FREQ B | LFO FREQ |
|  | W-MOD PW A | W-MOD SOURCE MIX |
|  | W-MOD PW B | P-MOD OSC B |
|  | W-MOD FILT | P-MOD FILT ENV |
|  | OSC B LO FREQ | OSC A FREQ |
|  | x | OSC B FREQ |
| Byte 23 | X | OSC B FINE |

For use with this interface, the Prophet maintains a pointer to NV RAM addresses which allows implied addressing. The pointer initially indicates the first NV RAM address. Whenever the Prophet receives a code 08(H), it outputs the NV RAM byte currently being pointed to, then increments the pointer. Therefore to read all of the NV RAM, the sequencer will have to supply exactly 1024 STATUS 3 requests. (This will leave the pointer reset at the NV RAM beginning address again.) To access specific programs, you can send the number of STATUS 3's required to increment the pointer to the desired starting address, and simply ignore the data the Prophet returns.

Any detected error resets the NV RAM pointer to the first address.

## 9-8 STATUS 4: LOAD FROM TAPE

This status byte is used to initiate a loading of NV RAM. When the Prophet receives code $10(\mathrm{H})$, it sets itself to TAPE READ mode, in which it expects to receive exactly 2048 bytes. This will be the entire 40 -program data block sent twice (without interruption). The first byte received will be placed in the NV location indicated by the pointer. The Prophet will not recognize status bytes again until all 2048 bytes have been received, or an error occurs. The error clears TAPE READ mode and resets the NV pointer to the first NV address.

To load NV RAM, the Prophet's back panel RECORD switch must be ENABLED.

## 9-9 STATUS 5: CLEAR TRANSPOSE

Code 20(H) turns off the TRANSPOSE function enabled by Status 2. It also returns the sequence to its original key.

## 9-10 STATUS 6: INITIALIZE SEQ LOWER PROGRAM

This status byte $40(\mathrm{H})$ was inherited from the Prophet-10 but should not be sent to the Prophet-5.

## 9-11 STATUS 9: DISABLE TUNE

Code 09(H) is used to disable the Prophet's TUNE switch. An ideal application would be for the sequencer to disable TUNE before executing a LOAD FROM TAPE operation (STATUS 4).

## 9-12 STATUS A: ENABLE TUNE

Code OA(H) reverses STATUS 9, to allow the Prophet to be tuned. This code doesn't start the TUNE routine, it just enables you to hit the switch.

## 9-13 STATUS B: RECEIVE PROGRAM CHANGE

Code $\mathrm{OB}(\mathrm{H})$ prepares the Prophet to change programs, without the Prophet sending an ACK as with STATUS 1. The program byte has the format described under STATUS 0 , and should follow STATUS B after 2 milliseconds. If it arrives before 2 ms , an overrun error may occur. If it doesn't arrive within 4 ms , the Prophet will then expect to be receiving status bytes again.

## 9-14 STATUS C: SYSTEM CONNECT

This status byte is best used for initial testing of your system hardware. The Prophet responds to code $O C(H)$ by sending an $A A(H)$. The sequencer thus learns that the Prophet is connected and listening.

## 9-15 STATUS E: RECEIVE SHORT KEYBOARD DATA

This status byte is similar to STATUS 1, except that the keyboard data is limited to seven bytes ( 56 notes), and there is no program byte. There is also no ACK. In short, the sequencer ideally sends code $O E(H)$, waits 2 ms , then sends seven bytes at 100 -us intervals. There is a 4 -ms timeout.

## 10-0 DOCUMENT LIST

| D | SD341C | Rev 3.1 PCB 3 CPU, MEMORY (1/4) |
| :--- | :--- | :--- |
| E | SD342B | Rev 3.1 PCB 3 DAC, ADC, TUNE, SEQ, CASS BUS DRIVERS (2/4) |
| N | SD541A | REV 3.1 PCB 5 POWER SUPPLY |
|  | BD051A | REV 3.2 INTERCONNECT DIAGRAM |
|  | PP351 | Rev 3.2 PCB 3PARTS ID |
| D | SD351D | Rev 3.2 PCB 3 CPU, MEMORY, USART (1/4) |
| E | SD352C | Rev 3.2 PCB 3 DAC, ADC, TUNE, SEQ, CASS, BUS DRIVERS (2/4) |
| G | SD354A | Rev 3.2 PCB 3WMOD, MASTER SUMMERS (4/4) |
|  | PP551A | Rev 3.2 PCB 5PARTS ID |
| N | SD551A | REv 3.2 PCB 5 POWER SUPPLY |










 mati of 1

## 11-0 INTRODUCTION

This section contains instructions for converting Rev 3.0 or 3.1 Prophets to Rev 3.2. It also presents procedure for Rev 3.0, 3.1, and 3.2 diagnostic computer tests. Finally, there is a trim procedure for the added WHEEL-MOD VCA in Rev 3.2.

## 11-1 REVISION 3.2 RETROFIT KIT INSTRUCTIONS

Revision 3.2 Retrofit kits can be ordered through the Service Dept. as Model 863. The kit includes:

| QUANTITY | SCI P/N | DESCRIPTION |
| :---: | :---: | :---: |
| 3 | M-031 | lockwasher |
| 1 | M-362 | DIGITAL/ANALOG Label |
| 2 | R-046 | 5.1 ohm |
| 1 | Z-803 | Assembled and Tested PCB 3 |
| 1 | 2-804 | Assembled and Tested Wire Harness |

## Back Panel Modification

1. Open the Rev 3.0 or 3.1 Prophet as shown in Section 1. Disconnect Power Supply connector P302 and the Audio Cable P402. Set the entire top section aside.
2. Remove PCB 5 Power Supply Board and regulators from back panel. PCB 5 will later be modified.
3. Mark and centerpunch the back panel according to Fig. 11-0.
4. Drill (2) $1 / 4$-inch pilot holes.
5. Enlarge the holes to $5 / 8^{\prime \prime}$ using a chassis punch according to the instructions provided by the manufacturer. (Order SCI \#Q-064, GREENLEE Chassis Punch \#799-3214.)
6. Mount the jacks according to Fig. 11-1. Make sure that the jacks are mounted in the correct locations; which are the 5-pin jack on the right (toward edge) and 4-pin jack on the left. Note: To prevent twisting which could damage the wiring, hold the back of the jack with a wrench when tightening the front nut.
7. Install label (M-362) below jacks as shown in Fig. 11-0.

8. If the Prophet is Rev 3.1, go to step 10.
9. If the Prophet is Rev 3.0, refer to pages 3-22 and 3-23 above, and remove these parts from PCB5: C507 (2.2 uF), U504 (78M12), R504 (1K), C506 (2.2 UF), U503 (7905).
10. Install a 5.1 -ohm resistor between holes 1 and 3 of U504. As can be seen on the schematic, this ties +22 V to the (formerly) +12 V line. (The Rev 3.2 PROM doesn't need +12 or -5 V .)
11. Install a 5.1 -ohm resistor between holes 2 and 3 of U503. This ties -22 V to the (formerly) -5V line.
12. Reinstall PCB5. There have been a few instances of loose regulators producing intermittant problems, usually with tuning. To prevent this, drill out the mounting holes with a $\# 33$ bit. Re-install the three remaining regulators, using nylon shoulder washers and adding the provided lockwasher under the $\$ 4$ nut. Use loctite on threads. Hold nut with wrench and tighten screw with screwdriver tightly (until nylon shoulder washer begins to deform). Check for electrical isolation with ohmmeter.

## PCB 3 Replacement

13. Remove the Rev 3.0 or 3.1 PCB 3 referring to pages $1-1$ through $1-4$.
14. Install the Rev 3.2 PCB 3.
15. Connect J159 pin connector to P305 on PCB 3. (For reference, see Rev 3.2 Interconnect diagram in Section 10.)
16. Reconnect remaining cables and check that all connections are tight.
17. Follow the Functional Test Procedures detailed above in pages 4-2 through 4-9.
18. Trim as required (see pages 4-11 to 4-16).

## 11-2 REVISION 3.0 MEMORY TEST

Rev 3.0 Serial Numbers: 1300-2285, 2424-2451, 2456, 2466, 2477
Software: V.8.0 (1300-1309, 1311, 1312, 1314-1321, 1324, 1328)
V.8.1 (1310, 1313, 1321-1323, 1325-1327, 1329-2285, 2424-2451, 2456, 2466, 2477)

NOTE: Following the appearance of a few Rev 3.0 Prophets which spontaneously put themselves into Edit Mode, the Rev 3.0 has been updated to (post-production) V.8.2, available as a 3-PROM set, SCI \#Z-984.

Rev 3.0 Prophet-5s are tested with a special 2708 EPROM which can be ordered as SCI \#Z-953.

NOTE. Check that the RECORD switch is ENABLEd, and that user's programs are stored on cassette since the memory tests erase the NV RAM contents.

1. Switch power off and insert PROM in PROM 0 location (U312). (If available, insert factory program PROM PROGS. 5 into PROM 1 (U313) location. The test will load NV RAM with programs during section 3).
2. Switch power on. The test will start, indicating the memory section in the PROGRAM display:

$$
\begin{aligned}
& 1=\text { Scratchpad RAM } \\
& 2=\text { NV RAM } \\
& 3=\text { NV RAM load } \\
& 4=8253 \text { Timer } \\
& 0=\text { End of test. No failures. }
\end{aligned}
$$

3. If a test fails, the program halts and displays the section number for the problem area. Further tests are not executed until the problem is fixed.

## 11-3 REVISION 3.1 MEMORY TEST

Rev 3.1 Serial Numbers 2286-2423
Software: V.9.1
Rev 3.1 has the memory test built-in but a simple hardware modification may be required before it can be enabled.

NOTE. Check that the RECORD switch is ENABLEd, and that user's programs are stored on cassette since the memory tests erase the NV RAM contents.

1. First, switch power off. The RAM test program is contained in the standard 2716 sof tware, V.9.1. (NV load similar to Rev 3.0 is provided.)
2. If necessary, on foil-side (or, bottom) of PCB 3, cut trace between U324-10 and ground.
3. See SD342 in Section 10. If not installed, connect R3155 100K pull-down resistor from U324-10 to ground at U324-8.
4. To vector to the internal test program, jumper TP305 (U324-10) to +5 V then switch power on. (The test point location is shown on PP351, Section 10). The test will start, indicating the memory section in the PROGRAM display:

$$
\begin{aligned}
& 1=\text { Scratchpad RAM } \\
& 2=\text { NV RAM } \\
& 3=\text { NV RAM load } \\
& 4=8253 \text { Timer } \\
& 0=\text { End of test. No failures. }
\end{aligned}
$$

5. If a test fails, the program halts and displays the section number for the problem area. Further tests are not executed until the problem is fixed.

## 11-4 REVISION 3.2 MEMORY TEST

All Rev 3.2 Prophet-5s have the memory test built-in.
Rev 3.2 2452-2455, 2457-2465, 2467-2476, 2478 and up
Software: V.9.2
Software level V.9.2 has the memory test only. Later-production instruments have software version V.9.3 which prefaces the memory test with a basic CPU test. This routine doesn't use RAM so is useful for seeing if the CPU itself is working and accessing PROM.

NOTE. Check that the RECORD switch is ENABLEd, and that user's programs are stored on cassette or via the Model 1005 Polyphonic Sequencer since the memory tests erase the NV RAM contents.

1. First, switch power off.
2. To vector to the internal test program, jumper TP 304 MEM TEST to +5 V then switch power on.
3. If software is V.9.3, the Prophet will sequentially flash its LEDs (in the order in which they are wired in the matrix). To exit this mode and start the regular RAM test, press TUNE.
4. The memory test will start, indicating the memory section in the PROGRAM display:

$$
\begin{aligned}
& 1=\text { Scratchpad RAM } \\
& 2=\text { NV RAM } \\
& 3=\text { PROM } \\
& 4=8253 \text { Timer } \\
& 0=\text { End of test. No failures. }
\end{aligned}
$$

3. If a test fails, the program halts and displays the section number for the problem area. Further tests are not executed until the problem is fixed.

## 11-5 WHEEL BALANCE TRIM

1. See para. 4-13 and trim WHEEL-MOD LFO VCA BALANCE, and see para. 4-15 and trim WHEEL-MOD NOISE VCA BALANCE.
2. Switch off all LFO waveshapes.
3. Set WHEEL-MOD SOURCE MIX knob to 0.
4. Advance MOD wheel fully.
5. Probe U374-14, W-MOD Buffer output. (For parts locations, see PP351 in Section 10.)
6. Adjust R3168 WHEEL BAL trimmer to read as close to 0.000 V as possible.

## REVISION 3.2 COMPONENTS

Changed from Rev 3.0

| R339 | $\mathrm{R}-217$ |
| :--- | :--- |
| R378 | $\mathrm{R}-110 \mathrm{~A}$ |
| R3119 | $\mathrm{R}-175$ |
| R3120 | $\mathrm{R}-015$ |
| R3153 | $\mathrm{R}-025$ |

$\frac{\text { Added }}{\text { D320 }} \quad$ D-005
Q310-12 T-003
R3154 R-011
R3155/6 R-012
R3157/8 R-025
R3159 R-011
R3160 R-010
R3161 R-025
R3162 R-110
R3163 R-108
R3164 R-144
R3165/6 R-077
R3167 R-036
R3168 R-217
R3169 R-012
R3170 R-004
R3171 R-030
R3172 R-022
R3173 R-004

R511/2 R-046

This modification increases the Prophet-5's program storage capacity from 40 to 120. The update involves adding a jumper to the back of PCB 2 Left Control Panel, adding RAM and some logic to the Rev 3.2 PCB 3 Computer Board, and changing the software. The Update Kit (\#Z-205) includes the following parts:

## PARTS

CM1000C. 2 Prophet-5 Rev 3.3 Op Manual Addendum
I-043 6116 RAM
I-240 $\quad 74 \mathrm{C} 00$ Quad NAND gate
J-017 24-pin DIP socket
Z-994 Prophet-5 software
Z-068 Prophet-5 120-Factory Program Cassette

## PROCEDURE

1. Switch power off and disconnect the Prophet from the AC line.
2. Open the box. (For instructions, see Section 1 of Technical Manual TM1000D.)
3. Disconnect and remove PCB 4.
4. Disconnect and remove PCB 3.
5. See Fig. 1 and add the jumpers shown to the back of PCB 2. This ties together the display decimal points (pins 4 and 9) to LD7, pin 33 of TB201, as shown on the Rev 3.3 PCB 2 schematic (attached).
6. The remaining modifications to PCB 3 are illustrated in Figs. 2 and 3, and the Rev 3.3 PCB 3 schematic (attached). First bend out all the pins of the enclosed 74 C 00 Quad NAND gate, except pins 4, 7, and 14. Solder this device "piggyback" to U309 ( 74 C 02 ) at pins 4,7, and 14 (Note that U309 is oriented with pin 1 at the upper right).
7. The added 74 C 00 is designated U387. Jumper U387 pins 2, 1, 14, and 13 in a loop around the end of the IC.
8. Jumper U387-10 and U387-11.
9. Jumper U387-4 to U387-9.
10. Jumper from the feed-through for U311-1 (A11), to U387-5 and -12. It should be possible to do this with one piece of wire.


Figure 13-0
PCB 2 BOTTOM MODIFICATION


Figure 13-1
PCB 3 TOP MODIFICATION
11. Jumper from the feed-through for U314-18 (-CE), to U387-8.
12. Jumper from U384-8 (-CS), to U387-6.
13. See Fig. 3 (bottom). Jumper U314-24 to U383-18 (Vnv).
14. Jumper U314-21 to U383-10 (-WR).
15. See Fig 2. Cut trace between U384-8 and U309-1.
16. Cut the trace between U314-24 and +5 V .
17. Cut the trace from U318-13 (-ROM 2) to U314-18.
18. Install the 24 -pin socket in the space reserved for U314.
19. Insert 6116 RAM into U314 socket.
20. Replace software at U312 with version enclosed.
21. Assemble unit and run a functional test.
22. Verify NV operation by recording, and loading (and re-saving) included factory programs to Program Files 2 and 3 with the Cassette Interface. (The Addendum enclosed with the kit explains how to access the new Program Files.)


Figure 13-2
PCB 3 BOTTOM MODIFICATION



Index Date: 6 Dec, 1982
Index also covers TM1000D. 4 (Sections 1-13, 23) and TM1016A (Sections 1-22)
Instrument Codes
Instrument series are coded by model number, followed by a period and the rev level.
1000.1
1000.2
1000.3.0
1000.3.1
1000.3.2
1000.3.3

1001
1005
1010.0
1010.1
1015.0
1015.1
1016.0
1016.1

Prophet-5 Synthesizer, Rev 1 (S/N 1-182)
Prophet-5 Synthesizer, Rev 2 (184-1299)
Prophet-5 Synthesizer, Rev 3 (1300-)
Prophet-5 Synthesizer, Rev 3.1 (RAM changes)
Prophet-5 Synthesizer, Rev 3.2 (USART, Analog)
Prophet-5 Synthesizer, Rev 3.3 (120-program)
Prophet-5 Remote Keyboard
Prophet-5 Polyphonic Sequencer
Prophet-10 Synthesizer, Rev 0 (1-329)
Prophet-10 Synthesizer, Rev 1
Prophet-10 Polyphonic Sequencer, Rev 0 (1-329)
Prophet-10 Polyphonic Sequencer, Rev 1 (330-)
Prophet-10 with Rev 0 Sequencer
Prophet-10 with Rev 1 Sequencer

## TOPIC <br> ADC

1000.3.0

1010
additive synthesis
address
address bus
1000.3.0
1000.3.1
1000.3.2

1005
1010
1015.1
amplifier (final VCA)
amplifier envelope generator analog interface
1000.3.2
assembly procedures
audio output (volume)
1000.3.0

1010

## PAGE(S)

2-16, 2-17, 2-19, 2-20, 3-12, 4-11
14-8, 15-13, 16-14
2-2
see "memory address" or "I/O interface"
2-10, 2-12, 3-11
8-1
8-3
18-2
14-6, 14-7
18-2
2-1, 2-4, 2-9, 3-17 thru 3-21, 4-1, 4-6, 4-16
2-1, 2-4, 2-7, 2-9, 3-17 thru 3-21
8-2, 8-4
1-1 thru 1-7
2-4 thru 2-6, 2-9, 2-10, 3-5, 3-14, 3-15, 4-1 14-10, 15-5, 15-23, 16-15

```
A-440
    1000.3.0
    1010
back pane
4-9
balance (VCA)
battery
    1000.3.0
    1010
bias (tuning)
BIFET
BOM
bottom panel assembly
bus bar
cable,
    1000.3
        audio output
        back panel
        interconnect
        keyboard
        voice power
        wheel
    1005 interface
cassette interface
    1000.3.0
    1010
chassis parts
    1000.3.0
chip select (-CS)
    1000.3.0
    1010
clock, system
    1000.3.0
    1000.3.1
    1005
    1010
    1015.0
    1015.1
common analog
    1000.3.0
    1000.3.2
    1010
computer
    1000.3.0
    1000.3.1
    1000.3.2
    1005
    1010
    1015.1
control bus
    1000.3.0
controls
```

2-20, 3-15
14-5
4-9
2-9
2-12, 3-11
14-6, 15-11
2-7, 2-19, 2-20
2-18
5-9
1-1,
1-6

1-1 thru 1-3
1-4
$1-3$
$1-5$
1-3
$1-4$
20-7
2-12, 2-21, 3-12
15-13
5-1
2-10
14-5
2-4, 2-12, 3-11
10-2
18-1, 19-11
$14-5,15-11$
20-1
18-1
$1-3,2-4,2-7,2-8,3-14$
8-2
14-8
2-4, 2-5, 2-10, 2-14, 3-11 thru 3-13
8-1, 10-2
8-2, 10-7
18-1
14-2, 15-11 thru 15-14
18-1
2-10, 2-12
see "knobs" or "switches"

```
control panel
    1000.3.0
    1010
CPU
    1000.3.0
    1000.3.1
    1000.3.2
    1005
    1005
    1010
    1015.0
    1015.1
CV outputs
DAC
    1000.3.0
    1010
deck, mini cassette
deck, wafer
demultiplexer (CV DMUX)
    1000.3.0
    1010
diagnostics
    1000.3.0
    1000.3.1
    1000.3.2
    1005
    1010
    1015.0
    1015.1
digital interface
    1000.3.2
    1001
diodes, matrix
disassembly procedures
documents
document lists
    1000.3.0
    1000.3.1
    1000.3.2
    1005
    1010
    1015.0
    1015.1
document notes
drivers (bus)
edit mode
envelope
equalization
drivers (bus)
```

1-5, 2-15, 3-2 thru 3-9
$11-4$
2-8, 2-15 thru 2-18, 3-12, 4-11
14-8, 15-13, 16-14
18-6 thru 18-8, 19-12, 19-13, 20-1
$14-2,14-9,18-1,18-4,18-5,19-8,20-1$
2-16, 2-18, 3-13, 3-15
14-8, 15-14
11-4
11-5
20-5
16-16
20-1
20-5

8-2, 9-1 thru 9-6, 11-1
22-1
2-15
1-1 thru 1-7
see "parts identification" or "schematics"
3-1
10-1
10-1
19-1
15-1
19-1
19-1
3-1
2-10
2-7, 2-10, 2-16
see "filter envelope" or "amplifier envelope"
14-10, 15-24

| EPROM |  |
| :---: | :---: |
| 1000.3.0 | 2-7, 2-10, 2-12, 2-14, 3-11 |
| V.8.0 | 11-4 |
| V.8.1 | 11.4 |
| V.8.2 | 11-4 |
| 1000.3.1 | 8-1 |
| V.9.1 | 11-4 |
| 1000.3.2 | 9-1 |
| V.9.2 | 11-5 |
| 1000.3.3 |  |
| V.9.5 | 23-3 |
| 1001 | 22-1 |
| 1005 | 18-1, 19-10, 19-11, 20-5 |
| 1010.0 | 14-6, 15-11 |
| V. 4 | 16-1 |
| 1010.1 |  |
| V. 5 | 16-1 |
| 1015.0 | 19-4 |
| SEQ9.1 | 20-1 |
| 1015.1 | 18-1, 19-11, 20-5 |
| SEQB. 1 (16K) | 20-4 |
| SEQC. 1 (64K) | 20-4 |
| fake clock | 2-19 |
| filter (VCF) |  |
| 1000.3.0 | 2-1, 2-4 thru 2-7, 2-9, 3-17 thru 3-21, 4-6, 4-14, 7-9 |
| filter envelope amount VCA | 4-14 |
| filter envelope generator | 2-1, 2-4, 2-6 thru 2-9, 3-17 thru 3-21, 7-5 |
| filter keyboard | 2-7 |
| final VCA | see "amplifier" |
| frequency CV | 2-4, 2-7 |
| gate |  |
| 1000.3.0 | 2-2, 2-4, 2-7, 2-14, 2-15, 4-1 |
| 1010 | 14-7 |
| glide |  |
| 1000.3.0 | 2-9, 2-17, 3-14, 4-5 |
| 1010 | 14-8, 14-10, 15-16 |
| gate output |  |
| 1010 | 14-7 |
| ground loop | 1-3 |
| input/output (I/O) interface |  |
| 1000.3.0 | 2-7, 2-10, 2-12, 2-13, 3-11 |
| 1000.3.2 | 8-3, 10-7 |
| 1005 | 18-1, 18-2 |
| 1010 | 14-5, 15-12 |
| 1015.0 | 19-4 |
| 1015.1 | 18-2, 19-10 |
| interconnection |  |
| 1000.3.0 | 3-3 |
| 1000.3.2 | 10-5 |
| 1016 | 15-3 |

1000.3.0
V.8.0
V.8.1
V.8.2
000.3.1
V.9.1
1000.3.2
V.9.2
000.3.3
V.9.5

1001
1005
V. 4
1010.1
V. 5

SEQ9.1
1015.1

SEQB. 1 (16K)
SEQC. 1 ( 64 K )
fake clock
filter (VCF)
1000.3.0
filter envelope amount VCA
filter envelope generator
filter keyboard
final VCA
frequency CV
gate
1000.3.0

1010
1000.3.0

1010
gate output
ground loop
input/output (I/O) interface 1000.3.0
1000.3.2

1005
1010
1015.0
1015.1
interconnection
1000.3.0
1000.3 .2

1016

2-7, 2-10, 2-12, 2-14, 3-11
$11-4$
$11-4$
8-1
11-4
9-1
11-5
23-3
22-1
18-1, 19-10, 19-11, 20-5
14-6, 15-11
16-1
16-1
$19-4$
20-1
18-1, 19-11, 20-5
$20-4$
20-4
2-19
2-1, 2-4 thru 2-7, 2-9, 3-17 thru 3-21, 4-6, 4-14, 4-14
2-1, 2-4, 2-6 thru 2-9, 3-17 thru 3-21, 7-5
2-7
see "amplifier"
2-4, 2-7

2-2, 2-4, 2-7, 2-14, 2-15, 4-1
14-7
2-9, 2-17, 3-14, 4-5
14-8, 14-10, 15-16
14-7
1-3

2-7, 2-10, 2-12, 2-13, 3-11
8-3, 10-7
18-1, 18-2
14-5, 15-12
19-4
18-2, 19-10
3-3
15-3

```
interrupt (-INT or -NMI)
    1000.3.0
    1000.3.2
    1001
1010
J-wires
    1000.3.0
    1010
keyboard CV
keyboard
    1000.3.0
    1010
knobs
LED matrix
    1000.3.0
    1000.3.3
    1001
    1010
level shifters
    address bus
    CS/data bus
    envelope generator CV
    oscillator B triangle
LFO
1000.3.0
1010
line voltage select switch
loop (scan time)
1000.3.0
1000.3.2
1010
manual mode
master summers
    1000.3.0
1010
master tune
    1000.3.0
    1001
    1010
master volume
memory
    1000.3.0
    1005
    1010
2-12, 2-20
8-3
22-2
14-5, 14-6, 15-3
1-6
2-15
1010
keyboard CV
keyboard
1000.3.0
1010
knobs
14-2
2-1, 2-7, 2-8, 2-15, 2-17
see also "switch/keyboard matrix"
1-6, 1-7, 2-1, 2-4, 2-7, 2-8, 2-17, 3-9
14-2, 14-7, 15-8
2-7
2-15, 3-5, 3-9
13-7
22-1
14-5 thru 14-7, 15-5, 15-9
2-13, 3-11
2-13, 3-11
2-9, 3-15
2-8
2-7, 2-8, 3-14, 4-7
14-8, 15-15, 16-13
1-1
2-10, 2-15, 2-16, 2-18
9-2, 9-4
14-2, 14-5
2-7, 2-16
3-14, 4-10
\(14-7,15-16,15-17,16-14\)
2-4, 2-7, 3-5, 3-14
22-6
14-10
16-15
see also "EPROM" and "RAM"
2-7, 2-10, 2-12, 3-11
18-1
14-5, 14-6
```

```
memory interface
1000.3.0
1000.3.1
1000.3.2
1000.3.3
1005
1010
1015.0
1015.1
microcomputer
microprocessor
mixer
models
modification policy
modifications (authorized)
1000.3.0 to 1000.3.2
1000.3.0 to 1000.3.3
1000.3.1 to 1000.3.2
1000.3.1 to 1000.3.3
1000.3.2 to 1000.3.3
1005
1010.0
1015.0 to 1015.1
1015.1
modulation wheel
mono-mod
multiplexer (POT MUX)
1000.3.0
1010
multiplexer (TUNE MUX)
n-key rollover
noise (modulation)
noise (white-mixer)
organ
oscillator (VCO)
oscillator (OSC) A
oscillator (OSC) B
OTA (VCA)
patch CV
pedal
PCB 1
    1000.3.0
    1001
    1005
    1010
PCB 2
    1000.3.0
    1010
    1015.1
2-10, 2-13, 3-11
```

8-1, 10-2
10-7
13-8
18-1
14-6, 14-7, 15-11
19-4
18-1, 19-10
see "computer"
see "CPU"
2-4 thru 2-7, 2-9, 4-5
see "revisions"
v (D.2)
11-1
23-1
11-1
23-1
13-1
20-4
14-1, 16-1, 16-12
14-2, 20-1
20-4
see "wheel-mod"
16-13
2-12, 2-16 thru 2-19, 3-5, 3-8
14-8, 15-5, 15-7
see "TUNE"
2-15
3-14
3-15, 4-5
2-1
2-1, 2-4, 2-19
2-4 thru 2-8, 3-17 thru 3-21, 4-3, 4-12, 7-15
2-4 thru 2-8, 3-17 thru 3-21, 4-4, 4-12, 7-15
2-9, 7-2
2-7, 2-8
14-10, 15-15
1-5, 3-3, 3-4, 5-1
22-3, 22-8
18-1, 19-9, 20-4, 21-2
15-4, 17-2
1-5, 3-7, 5-1
$15-6,16-12,17-3$
21-2

PCB 3
1000.3.0
1000.3.2

1010
PCB 4
1000.3.0

1010
PCB 5
1000.3.0
1000.3.1
1000.3.2

1010
PCB 6
1010
PCB 7
PCB 8
PCB 9
1015.0
1015.1

PCB 10 1015.0

PITCH wheel (PBND)
1000.3.0
1000.3.2

1001
1010
poly-mod
poly-mod filter envelope VCA
poly-mod oscillator B VCA
ports
power detect
1000.3.0

1010
power supply
1000
1010
precautions
preset mode 1000.3.0

PROM
programmability
programmer
programming
Prophet description
quantize
RAM, dynamic (DRAM)
1005
1015.0
1015.1

1-1 thru 1-6, 2-8, 2-10, 3-10, 5-2
10-6
15-10, 16-1, 17-4
1-1 thru 1-6, 3-16, 5-4
17-10
3-23, 4-9, 4-10, 5-8
8-1, 10-4
8 -4, 10-10, 10-11
see "PCB 4"
$14-11,15-18,15-19,16-6,16-13,17-11$.
15-20, 15-21, 17-12
15-22, 16-12, 17-12
19-3, 21-1
19-9, 20-4
18-1, 19-6, 19-7, 21-2
1-6, 2-4 thru 2-7, 2-19, 3-14, 4-10
8-2, 8-4, 10-9
22-1, 22-5, 22-4
14-10, 15-16, 16-13
2-8, 2-9, 3-17 thru 3-21, 4-8
4-13
4-13
see "I/O interface"
2-12, 3-11
14-6, 14-11, 15-11, 16-1
see "PCB 5"
see "PCB 6"
1-1
2-2, 2-7, 2-10, 2-21
see "EPROM" or "software"
2-3
2-5
see "digital interface"
2-4
2-8

18-1, 18-2, 19-11
19-5
18-1, 18-2, 19-11

RAM, non-volatile (NV)
1000.3.0
1000.3.1
1000.3.2
1000.3.3

1010
RAM, scratchpad (SPAD)
1000.3.0

1010
real time clock (RTC)
1005
1010
record enable
1000.3.0
1000.3.1

1010
reset
1000.3.0
1000.3.2
revision description(s)
1000.1
1000.2
1000.3.0
1000.3.1
1000.3.2
1000.3.3

1005
1010
1015.0
1015.1

1016
revision procedures
ROM
sample/hold
scale mode
scaling (V/OCT)
scan time
schematics
1000.3.0
1000.3.1
1000.3.2

1001
1005
1010
1015.0
1015.1
sequencer interface (mono or poly)
1000.3.0
1000.3.2

1010

2-7, 2-10, 2-12, 2-13, 2-21, 3-11
8-1, 10-2
11-4
13-8
14-7, 15-11, 16-1
2-7, 2-10, 2-13 thru 2-17, 2-19, 3-11
14-5 thru 14-7, 15-11
18-1, 18-2
$14-5,14-6,15-11$
2-12, 4-1, 3-11
8-1
14-8, 15-11
2-12
8-2
v (D.2)
$v$ (D.2)
v (D.2)
v(D.2), 8-1
v (D.2), 8-1, 8-2
13-1, 23-1
iii, 18-1
iii, 14-1
iii, 18-1
iii
iii, 18-1
see "modifications (authorized)"
see "EPROM"
2-8, 2-14, 2-18
2-8
2-8, 2-9, 2-19, 4-12
see "loop"
3-5 thru 3-23
10-2 thru $10-4$
10-5 thru 10-11
22-1
19-7, 19-10 thru 19-13
15-3 thru 15-24
19-4 thru 19-7
19-7, 19-10 thru 19-13
2-20, 3-12, 3-13, 4-11
8-3, 10-8
14-6 thru 14-8, 15-13, 15-14, 16-14
serial numbers
1000.1
1000.2
1000.3.0
1000.3.1
1000.3.2
1000.3.3

1001
1005
1010
1015.0
1015.1
1016.0
service position
service, general 1000.3.0
software
subtractive synthesis
switch, bipolar
switch/keyboard matrix 1000.3.0

1001
1010
synthesizer
tape transfer (1015.0 to 1015.1 )
test points
1000.3

TP301 OSC SCALE TP302 CV OUT TP303 FILT CV
timer (tune, A-440)
1000.3.0

1010
timbre
top panel assembly
1000.3.0

TUNE
1000.3.0
1000.3.2

1010
tuning
UART/USART
1000.3.2
1000.3.3

1005
1010
1015.0
1015.1
ugly mod
unison
1000.3.0
updates
$v$ (D.2)
$v$ (D.2)
$v$ (D.2), 8-1, 11-4, 14-1
11-4, 14-1
11-5, 12-1, 13-1
13-1
22-1
18-1, 20-4
14-1, 18-1
18-1, 20-4
18-1
20-4
1-1 thru 1-3
4-1, 4-2
see "EPROM"
2-2
14-10
2-7, 2-15, 3-5, 3-9, 3-13
22-1
$14-7,15-5,15-8$
2-1
20-6, 20-7

3-10, 3-12
3-10, 3-13
3-10, 3-13
2-13, 2-19, 3-11
14-5, 14-6, 15-11
2-2
1-1 thru 1-3, 1-6
see also "timer"
2-19, 3-12, 3-14, 3-15
14-10
14-10, 15-12
see "oscillator A," "oscillator B," or "filter"

8-2, 8-3, 10-7
13-8
18-1
14-5, 14-6, 15-11
19-4
18-1, 19-11
14-1, 16-1
see also "glide"
2-9, 2-17, 2-19, 2-20, 3-14, 4-5
see "modifications"

| voltage-current converter | 2-9 |
| :---: | :---: |
| voice assignment | 2-4 |
| voice volume | 4-16 |
| volume | see "audio output" |
| voltage control (VC) | 2-1 |
| wheels | see "wheel-mod" or "pitch wheel" |
| wheel modulation |  |
| 1000.3.0 | $\begin{aligned} & 1-6,2-4 \text { thru } 2-7,2-9,2-15,2-19,3-14,4-7 \\ & 4-10,4-11 \end{aligned}$ |
| 1000.3.2 | 8-2, 8-4, 10-9, 11-6 |
| 1001 | 22-1, 22-4, 22-5 |
| 1010 | 14-8, 15-15, 16-3, 16-14 |


[^0]:    Figure 4-4
    UNISON AND GLIDE TEST PATCH

