# KENNEDY TAPE DRIVE MAINTENANCE MANUAL 

Model: 9100

Customer Engineering Reprint Product Maintenance Manual

## PREFACE

The purpose of this manual is to provide the Wang-trained Customer Engineer (CE) with instructions to operate, troubleshoot and repair the Kennedy Tape Drive Model 9100.

Two Product Service Notices (PSN's), 729-0249-Al and 729-0249-A2, are located at the back of the manual.

Third Edition (July 1984)
This reprint is the new converted number for 729-0249-A and incorporates documents 729-0249-A1, and 729-0249-A2. The material in this document may be us'ed only for the purpose stated in the Preface. Updates and/or changes to this document will be published as Publications Update Bulletins (PUB's) or subsequent editions.

This document is the property of Wang Laboratories, Inc. All information contained herein is considered company proprietary, and its use is restricted to assisting the Wang-trained CE to service this Wang product. Reproduction of all or any part of this document is prohibited without the prior consent of Wang Laboratories, Inc.
© Copyright WANG Labs., Inc. 1984

## CONTENTS

SECTION I - APPLICATION DATA
1.1 Introduction ..... 1-1
1.2 Electrical and Mechanical Specifications ..... 1-1
1.3 Controls and Indicators ..... 1-6
1.4 Interface Connections ..... 1-7
1.5 Interface Signal Characteristics ..... 1-7
1.6 Input Signal Description ..... 1-7
1.7 Output Signal Description ..... 1-7
1.8 Tape Motion Cor:mands ..... 1-7
1.9 Interface Input Signals ..... 1-7
1.9.1 Setup Commands ..... 1-7
1.9.2 Tape Motion Commands ..... 1-10
1.9.3 Wrile Commands ..... 1-10
1.9.4 Read Commands ..... 1-11
1.9.5 Shutdown Commands ..... 1-11
1.10 Interface Output Commands ..... 1-11
1.10.1 Status Outputs ..... 1-11
1.10.2 Read Outputs ..... 1-12
SECTION II - INSTALLATION AND OPERATION
2.1 Installation ..... 2-1
2.1.1 Inspection ..... 2-1
2.1.2 Mounting ..... 2-1
2.1.3 Service Access ..... 2-1
2.1.4 Intercabling ..... 2-1
2.1.5 Power Connections ..... 2-1
2.2 Operation ..... 2-1
2.2.1 Interface ..... 2-1
2.2.2 Controls and Indicators ..... 2-1
2.2.3 Preliminary Procedures ..... 2-1
2.2.4 Tape Threading ..... 2-2
2.2.5 Tape Loading ..... 2-2
2.2.6 Placing Tape Unit On Line ..... 2-2
2.2.7 Tape I'nloading and Rewind ..... 2-2
2.2.8 Power Shutdown ..... 2-3
SECTION III - THEORY OF OPERATION
3.1 Introduction ..... 3-1
3.2 Tape Transport Control ..... 3-1
3.2.1 Sequence Control ..... 3-1
3.3 Write Operation ..... 3-4
3.4 Read Operation ..... 3-4
3.5 Test Panel ..... 3-4
3.6 Tape Transport Control Adjustments ..... 3-5
3.7 Servo System ..... 3-5
3.7.1 introduction ..... 3-5
3.7.2 Vacuum Sensors and Reel Servos ..... 3-5
3.7.3 Capstan Servo Amplifier ..... 3-6
3.7.4 Servo System Adjustments ..... 3-6
3.8 Data Section ..... 3-6
3.8.1 Introduction ..... 3-6
3.8.2 Write Electronics ..... 3-6
3.8.3 Read Electronics ..... 3-7
3. 9 Data Section Adjustments ..... 3-9
SECTION IV - MAINTENANCE INSTRUCTIONS
4.1 General ..... 4-1
4. 2 Preventive Maintenance ..... 4-1
4.2.1 Dallv Check ..... 4-1
4.2.2 Cleaning ..... 4-1
4.2.3 Visual Check ..... 4-2
4.3 Routine Adjustment ..... 4-2
4.4 Lubrication ..... 4-2
4. 5 Wear ..... 4-2
4.5.1 Head Wear ..... 4-2
4.5.2 Guide Wear ..... 4-2
4.5.3 Reel Hub Wear ..... 4-2
4. 6 Periodic inspection ..... 4-2
4. 7 Test Panel Use ..... 4-4
4.7.1 Test Panel Use ..... 4-4
4.7.2 Operation ..... 4-4
4.8 Hub O Ring Adjustment ..... 4-4
4.9 Tape Path Mechanical Alignment ..... 4-4
4. 9. 1 Reel Clearance Adjustment/ Hub Replacement ..... 4-4
4.9.2 Capstan Parallelism ..... 4-6
4.10 Checking Supply Voltages ..... 4-7
4. 11 Reel Servo Adjustment ..... 4-7
4.11.1 Centering Adjustment ..... 4-7
4.11.2 Gain Adjustments ..... 4-7
4. 12 Vacuum Switch ..... 4-4
4.13 Vacuum Column Adjustment ..... $4-8$
4.14 Capstan Zero Adjustment ..... 4-9
4.15 Photosensor Adjustment ..... 4-9
4.16 Tape Speed Adjustment ..... 4-9
4.17 Ramp Time Adjustment ..... 4-10
4.18 Rewind Speed ..... 4-10
4.19 Read Level Adjustment ..... 4-10
4.20 Skew Adjustment ..... 4-10
4.20.1 Read Skew Adjustment ..... 4-11
4.20.2 Write Skew Adjustment ..... 4-11
4.21 Head Face Shield Adjustment ..... 4-12
4.22 Troubleshooting ..... 4-12
1.22.1 lligh Error Rate ..... 4-12
4.2:.2 Compatibility ..... 4-12
4. 23 Replacement of Parts ..... $4!4$
t.23.1 Hub Replacement ..... 4-14
4.23.2 O Ring Replacement ..... 4-14
4.23.3 Reel Motor Replacement ..... 4-14
4.23.4 Capstan Motor Replacement ..... 4-14
4.83.5 Magnetic Head Replacement ..... 4-14
4.23.6 Photosensor Replacement ..... 4-14
4.23.7 Tape Cleaner Replacemer.t ..... 4-16
4.84 Module Repair ..... 4-16
4. 25 Maintenance Tools ..... 4-16
SECTION V -- PARTS IDENTIFICATION
6. 1 Spare Parts Ordering Information ... 5-1
6. 2 In-Warranty Repair Parts Ordering Information ..... 6-1
6. 3 Export Orders ..... 5-1
6. 4 Illustrated Parts List ..... 5-1
B. 5 Fleld Kits ..... 5-1
1-1 Outline and Installation ..... 1-3
1-2 Control Panel Controls and Indicators ..... 1-6
1-3 Typical Receiver Circuit ..... 1-7
1-4 Typical Interface Configuration ..... 1-8
1-5 Write Timing ..... 1-8
1-8 Read Forward Timing ..... 1-8
1-7 Read Reverse Timing ..... 1-9
1-8 Summary of Interface Characteristics ..... 1-13
2-1 Tape Threading Diagram ..... 2-2
3-1 Control Logic Block Diagram ..... 3-2
3-2 Vacuum Sensor Assembly ..... 3-6
3-3 Vacuum Sensor Operation ..... 3-6
3-4 Write Data Section ..... 3-7
3-5 Read Data Section ..... 3-8
4-1 Opening of Head Shield ..... 4-1
4-2 Test Panel Controls and Indicators ..... 4-6
8ECTION VI - WIRING AND SCHEMATIC DIAGRAMS
SECTION VII - GENERAL INFORMATION AND APPENDIX
Digital Recording on Magnetic Tape using NRZI Conventions and Format ..... A-1
Phase Encoded Recording ..... B-1
Summary of Safety Precuutions ..... $\mathrm{C}-1$
Recommended Tools/Test Equipment ..... C-1

## ILLUBTRATIONS

4-3 Hub O Ring Adjustment ..... 4-6
4-4 Reel Hub Assembly ..... 4-6
4-5 Capstan Parallelism Adjustment ..... 4-7
4-6 Vacuum Bwitch Adjustment ..... 4-8
4-7 Vacuum Column Adjustment ..... 4-9
4-8 Head Skew Adjustment ..... 4-11
5-1 Model 9100 Tape Transport: Front Viow ..... 5-2
5-2 Parts Identification ..... 5-4
5-3 Rear View: With Panel ..... 5-5
5-4 Rear View: Without Panel ..... 5-6
5-6 Vacuum Blower Assembly: Bottom View ..... 5-8
5-6 Vacuum Blower Assembly: Top View ..... 6-8
5-7 Model 9100 Tape Transport: Bottom View ..... 6-10
5-8 Model 9100 Tape Transport: Left Side ..... 5-11
5-9 Model 9100 Tape Transport: Right Side . ..... 6-12

## TABLES

1-1 Electrical \& Mechanical Specifications . 1-1
4-1 Adjustment Sequence ..... 4-3
4-2 Troubleshooting ..... 4-13
4-3 Troubleshooting (control malfunctions) ..... 4-15

# SECTION 



## SECTION I

## APPLICATION DATA

### 1.1 INTRODUCTION

The Kennedy Model 9100 is a synchronous digital magnetic tape unit that with proper external formatting control is capable of reading and writing IBM compatible tapes, and is used in applications requiring high reliability at moderate tape speeds. Typical applications include operation with mini computers as peripherals and high speed data collection systems.

The Model 9100 is equipped with the electronics necessary for reading and writing tapes and for controlling the tape motion. The head specifications and the mechanical and electrical tolerances of the Model 9100 meet the requirements for IBM compatibility. However, the formatting electronics, parity generator, cyclic redundancy check character(CRCC) generator, gap control, etc., are not included and must be provided by the tape control and formatter

In order to generate properly formatted IBM compatible tapes.

The standard Model 91.00 is avallable in 7 or $\theta$ track NRZI recording conilgurations, as well as the 9 track phase encoded configuration. Standard data recording densities are: 200/556 cpi or $556 / 800 \mathrm{cpl}$ 7 track NRZI, 800 cpi 9 track NHZI, 1600 cpl 9 track phase encoded, $800 / 1600 \mathrm{cpl} 9$ track NR'LI/ phase encoded, or $600 / 1600 \mathrm{cpI}$ NRZI. A tape unlt select switch is atandard on 7 and 9 track models. A dual density switch is standard on 9 track dual density units.

The standard tape speed is 75 lps ; however, tape speeds from 25-75 lps are available. The data transfor rate at $75 \mathrm{ips}, 800 \mathrm{cpl}$ is 60 kHz , or 120 kHz at $75 \mathrm{lps}, 1600 \mathrm{cpi}$. Other options Include power supply modification to accommodate forelgn or dc line voltages, auto power restart, etc.

### 1.2 ELECTRICAL AND MECHANICAL SPECIFICATIONS



| e head | Full width |
| :---: | :---: |
| Load point and end of tape reflective strip detection . . . . . . . . . . . . . . . Photoelectric (IBM compatible) |  |
| Broken tape detection ....... Photoelectric |  |
| Dimensions (see Figure 1-1) |  |
| Transport mounting (horizontal) |  |
| . . . Standard 19-inch ( 48.26 cm ) RETMA rack Height . . . . . . . . . 24.47 inches ( 62.15 cm ) |  |
|  |  |
| Width . . . . . . . . 19.00 inches ( 48.26 cm ) |  |
| . Depth (from mounting surface) . . . . . . . . . . . |  |
|  |  |
|  |  |
| Weight . . . . . . . . 150 pounds ( 67.95 kgm ) |  |
| Shipping weight . . . 200 pounds ( 75.43 kgm ) |  |
| Operating environment Ambient temperature . . . . . . $+2^{\circ}$ to $+50^{\circ} \mathrm{C}$ Relative humidity (noncondensing) . $15 \%$ to $95 \%$ |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| Volt amps nominal . . . . . . . . . . . . . 400 <br> Voll amps maximum . . . . . . . . . . . . 800 |  |
|  |  |



Figure 1-1.


WRITE INDICATOR. Illuminated when write status is selected.

READ INDICATOR. Illuminated when read status is selected.

SELECT INDICATOR. Illuminated when tape unit is on line and selected.

WRITE ENABLE INDICATOR. Illuminated whenever a reel with a write enable ring is mounted on $t$ e supply hub.

ON LINE. A momentary pushbutton, which functions as alternate action. When first activated the tape unit is placed in an on-line condition; when the tape unit is on line it can be remotely selected and will be ready if tape is loaded to or past the load point. When activated again it takes the tape unit off line. The indicator is illuminated in the on-line condition.

LOAD. The momentary pushbutton activates the reel servos (tensions tape) and starts the load sequence. The indicator is illuminated when the reel servos are activated and tape is tensioned.

REWIND. The momentary pushbutton activates a rewind operation. This control is enabled only when tape is tensioned and unit is off line. The indicator is tiluminated during either a local or remote rewind operation. Pressing the REWIND pushbutton at load point initlates the unload sequence.

## NOTE

LOAD and REWIND pushbuttons are disabled when the tape unit is on line.

POWFR. The ON/OFF switch apples power to the tape transport.


## NOTE

Tape transport must be off line and STOP pushbutton depressed before test panel can become functional.

TEST point and SKEW Indicator. Indicator lights if tape skew exceeds the appropriate skew (read or write) gate setting. An oscilloscope test point is avallable for monitoring skew gate timing.

HDS indicator. Indicates that high density mode has been selected.
EOT indicator. Indicates when tape has reached or passed end of tape.
LOAD POINT indicator. Indicates when tape is at load point.
CYCLE pushbutton. An interlocked pushbutton which runs tape in alternating forward and reverse modes. U'seful for makliig ramp or vacuum sensor adjustments. Depressing STOP pushbutton terminates this operation.

FAST FORWARD pushbutton. An interlocked pushbutton switch that allows tape unit to run forward at fast speed. Depressing STOP pushbutton or EOT marker terminates this operation.

REVERSE RUN pushbutton. An interlocked pushbutton switch that allows tape unit to run in reverse at normal speed. Depressing STOP pushbutton or load point marker terminates this operation.

FORWARD RUN pushbutton. An interlocked pushbutton switch that allows tape unit to proceed forward at normal speed. Depressing STOP pushbutton or EOT marker terminates this operation.

STOP pushbutton. An interlocked pushbutton switch that terminates all tape motion.
WRITE PEST pushbution and indlcator. A momentary pushbutton which programs 1 's to be written on all channels to facllitate write skew adjustinent. WRITE TEST remains active in FORWARD RLN mode only. (STOP pushbutton must be depressed and TEST MODE selected to actuate this feature.) The indicator remalns illuminated while unit is in this mode.

TEST MODE pushbutton and indleator. A momentary pushbutton selects test mode and activates test panel. When indicator is illuminated, test panel is active. (Tape unit must be off line and STOP pushbutton depressed before test panel will function.)

### 1.4 INTEMFACE CONNECTIONS

The interface connectors on the Model 0100 are designed for twisted pair inputs and outputs. For each active pin there is a ground pin. The mating interface connectors, three 36 -pin edge connectors ( PN 121-0098) are supplied with the tape unit.

### 1.8 INTERFACE SIONAL CHARACTERISTICS

The tape unit responds to zero true inputs and provides zero true outputs. Each signal input is terminated in aisch a manner as to provide matching for twisted pair cables. See Figure 1-3. Each output line is driven with an open collector driver. For best results the typical interfacing circuit configurations shown in Figure 1-4 should be used. The recommended twisted pair cable will reduce the magnitude of intercable crosstalk, Unless otherwise specified all wires should be 24 AWG minimum, with a minimum insulation thickness of 0.01 inch. Each pair should have not less than one twist per inch and the input-output cables should not exceed 20 feet in length.

### 1.6 INPUT SIQNAL DESCRIPTION

The input receiver circults, due to zerotrue current sinking logic design, will interpret a disconnected wire or removal of power at the transmitter as a logic 0 or false condition. The logic 1 or true state requires 25 ma current sink with less than 0.4 v .

The logic 0 or false state will be $3 v$ due to the input matching resistors (see Figure 1-3). The recommended input pulse width is 2 microseconds. The rise and fall times for pulses and levels must be less than 0.5 microsecond. Each input is enabled when the tape transport is on line and selected.


Figure 1-3. Typical Receiver Circuit

### 1.7 OUTPUT SIGNAL DESCAIPTION

Each output line is driven with an open collector current sinking logic drlier which is capable of sinking up to 40 ma in the true state. All outputs are disabled (false) when the tape unit is not on line or not selected.

### 1.8 TAPE MOTION COMMANDS

For maximum interface conventence, Model 9100 is conflgured to control tape motion and direction using the SYNCHRONOUS FORWARD command and SYNCHRONOUSREVERSE command. The tape transport capstan servo accelerates the tape to the required speed with a linear ramp. The tape is also decelerated to a stop with a linear ramp. Start and stop occurs within the interrecord gaps. The ramp time is 5 ms for 75 ips and varies inversely with tape speed. The amount of tape travel during the ramp up or ramp down is always 0.19 inch.
These two factors are to be taken into consideration when writing and gapping. A delay is required before writing to insure that tape is up to speed and to allow read after write. Timing diagrams for pertinent commands to provide properly formatted tapes are shown in Figures 1-5 through 1-7.
Figure $1-5$ shows the timing requirements for writing a block in a read after write system (dual gap head) In the write mode with read occurring immediately after writing. Figure $1-6$ shows the timing requirements for reading a block in the forward direction. Figure 1-7 shows the timing requirements for reading a block on a read after write system in the reverse direction.

### 1.9 INTERFACE INPUT SIONALS

All commands from and to the input/output connector are preconditioned by loading tape and placing the tape unit on line using the front panel controls. The next commands set up the recorder.

### 1.9.1 SETL'P COMMANIS

## TRANSPORT SELECT

SLT Level pi-J
A level that when true enables all the interface drivers and recelvers in the transport, thus connecting the transport to the controller. Transport must also be on line, and SLT must be true for entire sequence (until tape motion stops). The SLIT lever mar be removed to disconnect the machine fom the systum. The read or write status will remain in the last established condition.


Figure 1-4. Typical Interface Configuration


Figure 1-6. W'rite Timing


Figure 1-6. Read Forward Timing


Figure 1-7. Read Reverse Timing

## data density selict

(Dual Density only) Level P1-D
DDS

Used when the TRANSPORT DENSITY SELECT switch is in the remote position. When true, this level selects the high read density (dual density).

### 1.9.2 TAPE MOTION COMMANDS

## OVERWRITE (OPTIONAL)

OVW
Level
P1-B
A level that when true conditions appropriate circuitry in the transport to allow updating (rewriting) of a selected record. The transport must be in the write mode of operation to utllize the OVW feature.

## SYNGHRONOUS FONWARD COMMAND I

SFC Level P1-C

A level that when true, and the transport is ready and on line, causes tape to move forward at the specified speed. When the level goes false, tape motion ramps down and ceases.

## SYNCHRONOUS REVERBE COMMAND

## SRC

Level
P1-E
A level that when true, and the transport is ready and on line, causes tape to move in a reverse direction at the specifled speed. When the level goes false, tape motion ramps down and ceases. If the load point marker is detected during a SRC, the SRC will be terminated. If a SRC is given when the tape is at load point, it will be Ignored.

## REWIND COMMAND

## RWC Pulse P1-H

A pulse input will rewind the tape past the load point and stop. The transport will then initiate a load forward sequence and return the tape to the load point marker. This input will be accepted only if the load point output is false. The transport may be taken off line while rewind is still in process. Rewind will continue normally.

### 1.9.3 WRITE COMMANIS

## SET WRITE STATUS

SWS Level P1-K
A level thar inust be true at the leading edge of a SFC (or RLiv and FWD) when the write mode of operation ts required, and must remaln true for a minimum of $10 \mu \mathrm{sec}$ after the leading edge of the SFC (or RUN and FWD). SWS is sampled at the leading
edge of the BFC (or RUN and FWD), toggling the read/write filp-flop to the appropriate state. Internal interlocks in the tapeunit will prevent writing in the reverse direction, when the write enable ring is missing, when the tape unit is off line, when loading to load point, and during a rewind.

## WRITE DATA INPUTS

| Nine Track | Seven Track |  |
| :---: | :---: | :---: |
| WDP | WDC | P2-L |
| WD0 |  | P2-M |
| WD1 |  | P2-N |
| WD2 | WDB | P2-P |
| WD3 | WDA | P2-R |
| WD4 | W D8 | P2-S |
| WD5 | WD4 | P2-T |
| WD6 | WD2 | P2-U |
| WD7 | WD1 | P2-V |

Nine lines for nine-track operation, seven lines for seven-track operation. These are levels that if true at WDS time will result in a flux transition being recorded on tape (transport is in the write mode). Inputs must remain quiescent $0.1 \mu \mathrm{sec}$ beyond the trailing edge of the WDS pulse. The CRCCis written by providing the correct data character together with a WDS four character times after the last data character of the record.

The LRCC is written using the WARS algnal. The LRCC can also be written by providing the correct data character together with a WDS. If the LRCC is written (DATA-WDS) in this manner a WAKS should be given one character time after the LRCC to insure proper IRG erasure in case of data input error.

## WRITE DATA STROBE WDS

Pulse
P2-A
A pulse of $1 \mu \mathrm{sec}$ nominal width for each character to be written. Writing occurs on the trailing edge of the WDS. WDS may be a $1 \mu \mathrm{sec}$ minimum, $1.5 \mu \mathrm{sec}$ maximum pulse. Data inputs must have settled for at least $0.1 \mu \mathrm{sec}$ before the leading edge of WDS and remain quiescent for at least $0.1 \mu \mathrm{sec}$ beyond the trailing edge.

## WRITE AMPLIFIER RESET

WARS
Pulse
P2-C
A pulse of $1 \mu \mathrm{sec}$ nominal width that, when true, resets the write amplifier circuits on the leading edge which is delayed internally by thu write deskewing network. The purpose of this line is to enable writing of the lungitudinal redundancy check character (LRCC) at the end of a record. This insures that all tracks are properly erased in an interrecord gap (IRG).

In a seven-track system, the leading edge of the WARS pulse should be four character times after the leading edge of the WDS nasociated with the last dnta character in the block. In a nine-track system, the leading edge of the WARS pulse should be eight character times after the leading edge of the WDS assoclated with the last data character in the block (four character times after the CRCC is written).

### 1.9.4 READ COMMANDS

The tape unit will always have read selected. When write is selected (SWS) the data just written will be read back using a high threshold level on the read amplifiers. When SWS is false the normal threshuld is applied to the read amplifiers.

## AUTOMATIC CLIPPING LEVEL DIBABLE <br> ACLD <br> Level <br> $133-0$

When true this level overrides the automatic clipping level electronics and holds the read electronics in the normal clipping level. The switching between read and write clipping levels is not affected.

## 1.0 .5 SHLTDDOWN COMMANDS

The use of a given magnetic tape unit may be terminated by an OFF LINE command. Once thls command ts given the tape unit may be returned to an interface command only by operating the front panel ON LINE switch.

## OFF LINE COMMAND

OFFC Pulse P1-L
A level or pulse (minimum width $1 \mu \mathrm{sec}$ that resets the on-line flip-flop to the zero state, placing the transport under manual control. It is gated only by SELECT in the transport logic, allowing an OFFC to be given while a rewind is in progress. An OFFC should be separated from a rewind command by at least $2 \mu \mathrm{sec}$.

### 1.10 INTERFACE OUTPUT SIGNALS

All output signals are enabled only when the tape transport is ON LINE and SELECTED.

### 1.10.1 STATLS OL'TPC'S

ON LINE
ONL Level $11-M$
A level that is true when the on-line flip-flop is sel. When true, the transport is under remote control. When false, the transport is under local contrul.

## TRANSPORT READY

RI) Livel P1-T

A level that is true when the tape transport is on tape: that is, when the inttial load sequence is complete and the transport is not rewinding. When true, the transport is ready to recelve a remote command.

## HIGH DENSITY INDICATOR

(Dual Density only)
III) Level P1-F

A level that is true only when the high-density mode of operation is selected.

## FILE PROTECT

FPT leevel lr-1'

A level that is true when a reel of tape without a write-enable ring is mounted on the transport supply: (or file) hulb.

## WRITE ENABLE

WEN Level P1-S

A level that is true when a reel of tape with a writeenable ring is mounted on the transport supply (or flle) hub. Opposite of flle protect.

LOAD POINT
LIJP Level 1P1-1R
A level that is true when the load point marker is under the photosensor and the transport is not rewinding, After recelpt of a SFC the signal will remain true untll the load point marker leaves the photosense area.

## TAPE RUNNING

## RNG Level P1-V

This is a level that is true when tape is being moved under capstan control and remains true until tape motion has ceased. (Includes forward, reverse, and rewind tape motion.)

## END OF TAPE

H:OT Level P 1-1.

Alevel that is true when the EOT mather is detected in the forward direction. Goes false when the for marker is detected in reverse (SRC or lif:WINI).

## REWINDING

RWI)
Level
P1-N

A level that is true when the transport is engaged in a rewind operation or returning to the luad point at the end of the rewind operation.

### 1.10.2 READ OUTPUTS

Read outputs are present at all times. The high threshold level is selected internally when sWS is selected.
READ DATA STROBE Pulse P3-2
RDS (Not used in phase encoded operation)

A pulse for each data character read from tape in NRZ1. The average time ( $\tau_{1}$ ) between two read data strobes is

$$
T_{1}(\mathrm{sec})=\frac{1}{s \cdot d}
$$

Read clock pulse width ( $\mathrm{t}_{\mathbf{w}}$ ) is

$$
t_{w}=\frac{1}{s \cdot d \cdot 32}=\frac{1}{32}
$$

where
s = tape speed In inches per second
$\mathrm{d}=$ density characters per inch
The minimum time between consecutive read data strobes is less than thls figure owing to skew and bit crowding effects. A guaranteed safe value for the minimum time is $1 / 2{ }^{\top} 1^{.}$

## READ GAP DETECT

ngAp Level
P3-12
(Not used for phase encoded operation)

A level that is true approximately 20 character apaoInge after the last data byte ( 18 character apacingy on seven-channel), and remalins true until the firat data byte of the subsequent data block. Note: Thle level will be true whenever tape motion is at reat.

| READ DATA LEVEL (MR21 MODE) |  |  |
| :---: | :---: | :---: |
| Nine Track | Seven Track |  |
| RDP | RDC | P3-1 |
| RDO |  | P3-3 |
| RD1 |  | P3-4 |
| RD2 | RDB | P3-8 |
| RD3 | RDA | P3-9 |
| RD4 | RD8 | P3-14 |
| RD5 | RD4 | P3-15 |
| RD6 | RD2 | P3-17 |
| RD7 | RD1 | P3-18 |

Nine lines, nine track; seven lines, seven track. These lines may bestrobed by elther edge of the read clock and remain true for $1 / 64$ of a character time following the trailing edge of the read clock. Note: A CRC character may be all zeros, which will not cause a read clock.

### 1.11 8TATION SELECT SWITCH

The station select unit on the front panel of the Model 9100 is wired as shown in Figure 1-8. When using the station select switch, disconnect the SELEC'T line connected to $\mathrm{J}-\mathrm{J}$ of the Model 9100.

### 1.12 SUMMARY OF CHARACTERISTICS

Figure 1-8 shows the location of connectors and pin numbers with signal names.
STATION SELECT CONNECTOR J4


Figure 1-8. Summary of Interface Characteristics

## SECTION II

## INSTALLATION AND OPERATION

## SECTION II <br> INSTALLATION AND OPRRATION

### 2.1 INSTALLATION

### 2.1.1 INSPECTION

Prior to installation, inspect thoroughly for foreign material that may have become lodged in the vacuum columns, reel hubs, and other moving parts.

### 2.1.2 MOUNTING

Physical dimensions and outline of the tape transport are shown in Figure 1-1. The transport requires 24.5 inches vertical mounting space on the standard 19 inch rack. Transports in a system configuration should be arranged to require less than 20 feet of cabling between the tape controller and the furthest tape unit.

### 2.1.3 SERVICE ACCESS

Access to the plug-in cards and control electronics is available with the unit extended on slides from the sides. The voltage regulator and the servo power assembly are mounted on the inside of the heatsink on the side of the transport. The fuses, power connector, and interface connectors are also accessible from the rear of the unit. For servicing electronics, test point are provided by standoff pins on circuit boards and are identified by upper case letters near each test point.

### 2.1.4 SUPPLIED ITEMS/REQUIRED ITEMS

All required items except the twisted pair interface cables are supplied with the unit. These required items and their part numbers include:

1. Empty 10.5 inch reel (113-0008-001)
2. Door stop (104-5744-001)
3. Three 36 pin interface connectors (order three 121-0082-002)
4. Winchester Address Select Connector w/pin (121-0108-001; 121-0082-002)
5. Power Cord (121-9000-003)
6. Shipping Brace (291-4768-001)
(Shipping brace should be removed before use and saved in case the machine is to be shipped in the future.)
7. Set of rack mount slides (121-0151-001)

### 2.1.5 INTERCABLING

Installation of the tape transport requires fabrication of interconnection cables between the tape controller and the tape transport. The three 36 -pin cable connectors that mate with the connectors on the units are supplled with the system.

The connector pin assignments are shown in Figure 1-8. Twisted pair cabling should be used to reduce Intercable crosstalk. All wires should be 24 AWG minimum, with a minimum insulation thickness of 0.01 inch. Each pair should have no less than one twist per inch, and maximum cable length should not exceed 20 feet.

### 2.1.6 POWER CONNECTIONS

## CAUTIOM

Before connecting the unit to the power source, make certain the llne voltage is correct ( 115 or 230 vac) and that proper fuses have been installed.

A detachable power cord is, supplied with the tape unit. The power cord is 7.5 feet long and has a NEMA three-prong (two power, one chassis ground) plug for connection to the power source.

### 2.2 OPERATION

### 2.2.1 INTERFACE

Before placing the unit in operation, make certain that the interface connection procedures outlined in Section I have been performed.

### 2.2.2 CONTROLS AND INDICATORS

Paragraph 1.3 lists the controls and indicators for the tape transport and describes the functions of each. The test panel controls are described in Section IV.

### 2.2.3 PRELIMINARY PROCEDURES

Before placing the unit in operation, proceed as follows:
a. Check the tape transport read/write head, erase head, capstan and idlers for any foreign material.
b. Check for correct line voltage and make sure that correct fuses are installed (paragraph 2.1.5).
c. Push primary power switch on control panel to ON position.

### 2.2.4 TAPE THREADING

To thread the tape on the transport, proceed as follows:
a. Raise the latch of the quick-release hub and place the tape flle reel to be used on the supply hub (Figure 2-1) with the write enable ring side next to the transport deck.
b. Hold the reel flush against the hub flange and secure it by pressing the hub latch down.
c. Thread the tape along the path as shown on the threading diagram (Figure 2-1).
d. Holding the end of the tape, wrap a few clockwise turns around the takeup reel hub.

### 2.2.5 TAPE LOADING

Pressing the LOAD pushbution energizes the reel servos and initiates a load sequence. Tape advances to the load point marker and stops. If for some reason the load point marker is already past the sensor as, for example, when restoring power after a shutdown, tape continues to move for approximately 6 seconds and then initiates rewind automatically.

Once pressed, the LOAD switch is illuminated and remains illuminated until power has been turned of or tape is removed from the machine.

### 2.2.6 PLACING TAPE UNIT ON LINE

After the tape is properly threaded and has been loaded and brought to the load point, press the ON LINE pushbutton and make certain the ON LINE indicator illuminates. (The REWIND pushbutton is disabled when the tape unit is on line.) On-line status enables the tape unit to be remotely selected and to perform all normal operations under remote control.

### 2.2.7 TAPE UNLOADING AND REWIND

Provision is made in the 9000 series transports for rewinding a tape to load point under remote control. However, this operation may also be performed manually. Proceed as follows:


Figure 2-1. Tape Threading Diagram
a. If the ON LINE indicator is Illuminated, press the ON LINE pushbutton. The ON LINE indicator should extinguish when pressure is removed.
b. Press the REWIND pushbutton. The tape will now rewind to the load point marker.
c. After the tape has been position at the load point under remote or local control, press the REWIND pushbutton to rewind the tape past load point to the physical beginning of the tape.

## NOTE

The rewind sequence cannot be stopped until the tape has rewound elther to load point or until tape is rewound onto the supply reel after an unload sequence.

### 2.2.8 POWER SHUTDOWN

A tape transport should not be turned off when tape is loaded and is past the load point marker. Kennedy 8000-series transports are designed to prevent physical damage to the tape in the event of power failure, and to minimize operator error which could destroy recorded data. In the event of power fallure during tape unit operation, manually wind the tape forward seve a feet before restoring power. When power has been restured, press the LOAD pushbutton. If load point is not reached within 36 feet, the tape will rewind, searching for load point. If desired, the tape can then be advanced to the data block nearest the point at which the power fuilure occurred by initiating the appropriate control commands.

Although it is possible to develop procedures which would allow power shutdown between tape files and tape records this is not recommended. Where data files are short, it is preferable to use smaller tape reels.


| MOOEL | $\begin{gathered} \text { Pant Mo. } \\ 192-9100-081 \\ \hline \end{gathered}$ |
| :---: | :---: |
| 9100 |  |
| $\begin{array}{r} \text { MTERFACE } \\ \text { DTUTTL ZERO } \end{array}$ | $\begin{gathered} \hline \text { TRACKS } \\ 9 \end{gathered}$ |
| $\begin{gathered} \hline \text { SPEED (IPS) } \\ 75 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { DENSITY IBPI) } \\ & 800 / 1600 \end{aligned}$ |
| modifications |  |
| DATA RATE (Characters/sec) |  |
| WRITE | READ |
| 60/120 kHz | $60 / 120 \mathrm{kHz}$ |



III


## SECTION III

## THEORY OP OPIRATION

### 3.1 INTRODUCTION

This section describes the Model 9100 tape transport at the functional blook level. The description applies to the standard dual density $800 / 1600 \mathrm{cpi}$, nine track, 75 lps version. Detalled circuit descriptions are included in the schematic section of the manual.

### 3.2 TAPE TRANSPORT CONTROL

The circuit boards in the control section of the card cage control the tape transport by generating internal tape transport coinmands which are based upon commands from the interface, as well as status signals from the tape transport.

In the Model 9100 , the following circuit boards control the tape transport:

> Type 3841 Line Terminator
> Type 3842 Interface Control
> Type 3843 Pushbutton Control
> Type 5719 Sensor Amplifier/Driver
> Type 6667 Sequence Control
> Type 5733 Ramp Generator
> Type 6666 Servo Control

Figure 3-1 is a block diagram of the Model 9100. Tape commands from the interface connector are supplied to the interface control board which will generate internal tape iransport commands if certain interlocks are satisfled. These tape transport commands are then supplied to the Pushbutton Control board. The Sequence Control and the Pushbutton Control also contain several interlocks which must be satisfled before the Pushbutton Control can encode the tape motion commands onto one of three command lines: RUN INORMAL (RNN1), RUN FAST (RNF1), and REVERSE SELECT (RVS1). These three command lines are supplicd to the Ramp Generator, which provides linear ramp-up to speed and linear ramp-down to standstill in order to minimize tape stress and maintain accurate tape speeds. The output of the Ramp Generator is supplied to the capstan servo preamplifier on the Type 5666 Servo Preamplifier board. The capstan servo uses the Ramp Generator output to control capstan motor current, while the capstan tachometer supplies a stabilizing feedback voltage to the capstan servo based on capstan motor speed.

The Type 5719 Sensor Amplifler/Driver recelves input from the flle protent switch, load point sensor, and end of tape sensor. These signals are amplified and gated, then supplied to the Pushbutton Control and Sequence Control as tape transport status signals for controlling their interlocks.

The Type 3844 Sensor Amplifier/Iriver module also contains the drivers for the WRITE, READ, and SELECT indicators on the main control panel.

### 3.2.1 SEQUENCE CONTROL

Due to certain special sequencing requirements involved in controlling the tape transport, a special Sequence Control module has been developed for the Model 9100. Transport control pushbuttons on the main control panel connect directly to this board. In addition, broken tape, vacuum switch, and load point status signals are input to the Sequence Control board. Thus, when tape breaks or vacuum pressure drops, the Sequence Control will initiate the appropriate tape transport command to stop reel movement. Also, the sequencer will condition the actions caused by pressing the REWIND pushbutton dependent upon whether tape is in front of or past the load point marker.

Four sequences are discussed: the POWER ON sequence, which occurs after the POWER pushbutton is pressed, the LOAD sequence, which follows the POWER ON sequence after the LOAD pushbutton is pressed, the UNLOAD sequence, which occurs when REWIND command is given and the tape is on the load point marker, and the POWER OFF sequence, when unit is loaded and power is turned off from the front panel.

### 3.2.1.1 POWER ON Sequence

When the POWER pushbutton is pressed, the low power transformer and varlous regulated voltages are generated. The vacuum blower and high power transformer are enabled through main relay K4.

### 3.2.1.2 LOA1) Sequence

luring this sequence, the vacuum blower motor is turned on, +24 vde and -24 vdc is supplied to the electronics, acrvo relay Kl is actuated to enable recl motors und power latch, tupe is tensioned and


Figure 3-1. Control Logic Block Diagram


Figure 3-1. Control Logic Block Diagram
drawn into the vacuum columns, and the reel servo loop is closed. At the completion of this sequence, the tape is properly tensioned. The capstan servo now recelves the cominand to advance at normal speed to load point and then stops. If load point is not reached within 6 seconds after pressing the LOAD pushbutton, the sequencer will command the trans.port to rewind the tape, searching for load point. All operation is interrupted in case of broken tape or loss of vacuum as determined by the vacuum switch. In this instance BROKEN TAPE true signal will be supplied from the Sequence Control and all seryos will be diaabled immedately. An END OF TAPE true signal from the END OF TAPE sensor will not torminate a write operation. Instead, an EOT status is given to the interface, which should be used to generate a proper sequence to terminate writing.

### 3.2.1.3 UNLOAD Sequence

During an unload operation, the tape is slowly and completely rewound onto the supply reel after it stops at loadpoint during a normal rewind sequence.

To infliate the unload operation, the transport must be taken off line, elther through an OFF LINE Interface command or by pressing the ON LINE pushbutton. Next the REWIND pushbutton is pressed. This sets the unload flip-flop on the Sequence Control board, causing UNLOAD true to be output.

This connects the supply reel motor to -8 vdc instead of +24 vdc , opening the tape position servo loop. The takeup and supply reels now slowly rotate In reverse untll the tape is completely rewound. When the physical end of tape is reached, BKN tape goes true and the unload sequence is terminated. Note that the POWER pushbutton is disabled during the entire unload operation.

### 3.2.1.4 POWER OFF Sequence

When the POWER switch is shut off, the vacuum motor turns off immediately. The sequence is: vacuum switch off, sensor disable true (enabling the reels to remove tape from the vacuum chamber), servo disable true (applying braking signals to reels), all power then turned off.

### 3.3 WRITE OPERATION

(Occurs after LOAD sequence is completed)
The main pushbutton panel on the front of the tape deck is used to prepare the transport fur uperation. After power is turned on and the tape is properly threaded, the front panel LOAIDpushbutton is pressed
and the machine goes through the load sequence described above. Pressing the front panel ON LINE pushbutton now places the transport on line, preparIng the transport to respond to interface commands as soon as they are avallable. When the transport is selected by a SLT true command from the interface, the Interface Control board's gates are enabled, allowing the transport to accept interface commands and return transport status signals to the interface.

Interlocks ensure that the transport writes data on tape only when the tape is properly loaded, the reel has a write enable ring, and the tape is moving forward at normal running speed. When SE'T WRITE STATUS from the Interface goes true under these conditions, WRITE READY true is supplied to the Sensor Amplifier/Driver module. Here it turns on the write and erase head current drivers and illuminates the WRITE indicator on the front panel. WRITE READY and SELECT1 (combining ON LINE true and SELECT true) are also supplied to the data electronice card cage where they enable the write and read amplifier stages. With WRITE READY true, the interface supplies the properly formatted data to be written on tape.

### 3.4 READ OPERATION

When the tape is properly loaded, not rewinding, and WRITE READY is false, a read operation is selected and the Sensor Amplifier/Driver module illuminates the front pansl READ indicator. The read preamplifier and amplifier are now enabled to generate read signals back to the interface.

### 3.5 TEST PANEL

The test panel is standard equipment in the Model 9100. Located next to the control pane!, it is used to perform tests and adjustments on the tape transport while it is off line. This eliminates the need for many external test fixtures as well as saving valuable computer time.

The panel becomes operational only when the transport is off line, and the test panel STOP pushbutton is pressed. If these conditions are satisfied the test panel pushbuttons are enabled when the 'IEST MODE pushbutton is pressed. (The function of each test panel control and indicator is provided in FYgure 4-2 of the maintenance section.)

Basically, the test panel is used for making ekew, speed, ramp time, and servo system adjustments. Besides providing complete control over tape speed and direction, it caninitiate a write test by generating a crystal controlled all-1 test pattern on the tape.

The test panel also contains indicator lamps which illuminate when there is excessive skew, high density is selected, end of tape or load point is reached, or a write test is being performed. (The skew test indicutes proper allgnment of the read/write head.)

The test panel also contains a CYCLE pushbutton, which runs the tape forward and reverse continuously for making ramp time and reel servo adjustments.

The logic circuitry required to translate test panel commands into tape transport commands is located on the Pushbutton Control card. The skew detect network for making skew tests is located on the Dual Density Control contained in the data section of the card cage.

### 3.6 TAPE TRANSPORT CONTROL ADJUSTMENTS

The Kennedy tape transport requires few adjustments. These are preset at the factory and should not be changed unless there is strong reason to belleve adjustment is required. The following adjustments are made on the control logic modules:
$\quad$ Adjustment
Normal running speed
Ramp-up time
Ramp-down time
End of tape/beginning
of tape

## Location

R14, Ramp Generator R3, Ramp Generator R4, Ramp Generator R16, Sensor/Amplifier Driver

The adjustment procedures are outlined in the maintenance section of the manual and in the circuit descriptions of the individual schematics.

### 3.7 SERVO SYSTEM

### 3.7.1 INTRODUCTION

The transport servo system advances the tape past the tape heads at a prectsely controlled speed while maintaining a constant tape tension. The servo section is composed of three basic blocks: the takeup and supply vacuum sensors, takeup and supply reel servos, and the capstan motor servo.

### 3.7.2 VACLTM SENSORS AND REEL SERVOS

When the machine is running forward normally, tape loops form approximately half way up the takeup and supply vacuum columne. (This position will vary depending on tape direction and speed. However, tape loop position should not fluctuate once establlahed in any given mode.) Two spectally designed tape sensors are positioned behind the tape luops to maintain the tape loop position while the tape is in
motion. These sensors are variable capacitors. Each capacitor consiate of a plated PC board covered with flexible, metallized mylar. The edges of the board are $5 / 1000$ inch thlcker than the copper center, forming a long groove (see Figure 3-2). Several holes are drilled through the board. The grooved area is covered with metallized plastic, mylar side down to form a dielectric. Wires are connected to the metallized covering and the copper plate to form a capacitor. The sensor is then mounted to a hollow metal chamber to form the base of the column.

When the Model 9100 is turned on and forward mode is selected, the vacuum pump attached to the back of the vacuum chamber draws the tape upward into the tape chamber (see Figure 3-3). A high vacuum exists above the tape in the enclosed portion of the chamber. No vacuum exists at the open end of the tape chamber. A partial vacuum is present in the vacuum chamber behind the tape sensor.

Since there are holes drilled in the sensor, the difference in pressure thus created presses the metallized mylar covering against the copper plate over the area below the tape loop. Thus the capacitance of the sensor changes as the tape loop moves in the column.


Figure 3-2. Vacuum Sensor Assembly


## Figure 3-3. Vacuum Sensor Operation: Cross Section Viow

The tape loop sensors are connected to an oscillator as the frequency control element. Any capacitance increase caused by the tape loop moving up the column decreases the output frequency of the oscillator and vice versa. This output frequency is integrated and filtered, and de zeroed in to develop a dc motor control voltage. Thus the torque of the reel motors is controlled to centralize the tape loops within the vacuum columns during operation.

### 3.7.3 CAPSTAN SERVO AMPLIFIER

A RUN NORMAL, RUN FAST, or REVERSE signal from the Ramp Generator is decoded and then supplied to the Capstan Servo Amplifier on the Type 6666 Servo board. This capstan servo can be disabled by SERVO DISABLE true from the Sequence Control. Motor speed is kept constant by feedback from a tachometer mounted to the capstan motor. This feedback is compared to the Ramp Generator input. Any difference voltage caused by motor speed deviation is amplified to develop a corrective voltage for returning the motor to proper speed. A sampling of tachometer output is also directed to the Sequence Control.

### 3.7.4 BERVO SYSTEM ADJUSTMENTS

These adjustments are preset in the factory and should not be changed unless there is strong reason to belleve adjustment is required. Adjustment procedures are outlined in the maintenance section of the manual and in the circuit description of the servo system schematic.

Adjustment: R4, R54 Frequency Controls
Function varies basic frequency of oscillators to control speed of reel motors
Location: Type 6666 Servo Preamplifier
Adjustment: R17, R65 Gain Potentiometers
Function: eliminates tape loop overshoot when tape direction is changed
Location: Type 6666 Servo Preamplifiers
Adjustment: R115 Capstan Servo Zero
Function: ellminates capstan creep when tape is stopped
Location: Type 6666 Servo Preamplifier

### 3.8 DATA SECTION

### 3.8.1 INTRODUCTION

The data section includes read/write amplifiers and interface cards containing output drivers and timing controls. Block diagrams are shown in Figures 3-4 and 3-5.

The data section consists of seven circuit cards that plug into the data masterboard. These includea Dual Density Control, a Dual P Channel/Clipping Control, a pair of Quad Read Amplifier modules, a Four Channel Write Amplifier card, a Five Channel Write Amplifier card, and a Data Terminator card.

## 3.R.2 WRITE ELECTRONICS (Figure 3-4)

A write amplifier channel is provided for each tape channel. Four of these channels and the circuitry typical of all write amplifiers are contained on Type 4366 Write Amplifier. The five remaining write amplifier stages are located on Type 4368 Write Amplifier. These cards plug into the masterboard, from which the necessary head connections are made. (Two of the channels on the Type 4366 Write Amplifier are not used in seven-track operation.)

Each write amplifier channel consists of an input buffer, a digitally adjustable deskewing circuit, a clocked flip-flop, and a write head driver. 'The skew characteristics of each read/write head are tested at the factory and the write amplifier switches are

Figure 3-4. Write Data Section
set to compensate for the skew, using channel $P$ as the fixed reference channel. (Normally the write deskew switch settings should never be changed. When a new head is installed the factory furnishes a label displaying the new deskew switch settings required to compensate for the characteristics of the new head.)

The write electronics section also includes the write data strobe buffer which clocks the write amplifier flip-flops, and a write amplifler reset circuit to clear all write amplifier flip-flops. The write amplifier reset is used to write the longitudinal redundancy check character. During a write test mode, initiated by the test panel with the recorder off line, the write electronics generates an all-1 test pattern on tape derived from a crystal controlled reference frequency $\mathrm{F}_{\mathrm{R}}$, supplied from the module in the read clectronics. The test pattern can be used to test write deskewing as well as other functions of the data electronics.

### 3.8.3 READ ELECTRONICS (Figure 3-5)

The function of the read electronics is to convert the data recovered from the tape into digitized wave forms, deskew, and supply it to the interface with its respective read clock. The read electronics also
detect the interrecord gap and excessive skew. The components comprising the read section include the magnetic read head, the Read Preamplifier module, Read Amplifier/Clipping Control module, and a pair of Quad Read Amplifier modules. Figure 3-5 is a functional block diagram of the read section, showing the general slgnal flow between the cards. A detalled circuit description of each circuit card accomparles the schematic of the card.

Low level analog signals on the order of tens of millivolts are supplied from the read head to the Read Preamplifier module. They are linearly amplified to an output voltage (adjusted by a potentiometer for each read preamplifier stage) of approximately 8 volts peak to peak during 800 cpl NRZ1 read operation. The amplified analog signals are then supplied to the nine read amplifier stages, eight of which are located on the Quad Read Amplifiers. (Channel P is directed to the Read Amplifier/Clipping Control module.) Each read amplifier stage includes a peak detection circuit, a filtering network, an output data register, and a pulse generator.

The analog signals from the preamplifier are detected only when they exceed the positive or negative clipping levels provided by the Dual P Channel/Clipping

DUAL P CHAMMEL/CLPPIMQ CONTROL


Figure 3-5. Read Data Section

Control module. They are then rectified and peak detected, with the resulting digitized wave forms containing negative-going transitions corresponding to the peaks of the input analog signals, e.g., one bits in the NRZ1 code. The digitized wave forms are supplied to a filtering network which eliminates spurious pulses between transitions. The data of each channel ts then stored in a register which generates DATA IN REGISTER to the Dual Denaity Control.

The Dual Density Control card supplies a READ CLOCK output to clock the data registers of all nine channels simultaneously, supplying the data character to the interface.

When an error is deiected, and the transport is commanded by the interface to reread a block, the read amplifier clipping levels are switched automatically by the Dual P Channel/Clipping Control module to maximize the recoverability of marginally recorded data. First the clipping levels are lowered to recover possible partial dropouts. If the block is still in error, the clipping levels are switched to higher levels to eliminate possible baseline spikes.

The Dual Density Control module contains circuitry common to all nine channels. It generates the read clock and detects excessive skew, as well as detecting the interrecord gap and providing the interlocks
necessary for 800 or 1600 cpi density selection. The Dual Density Control also supplies reference frequencies to the Write Amplifier modules in order to generate the write test pattern.

In the phase encoded mode, the analog signal with its two main frequency components is amplified, peak detected, and digitized. Threshold detection for PE mode is identical to NRZ1 threshold detection, except for the absence of RCLK and RGAP outputs to the interface. The output of each channel represents its respective flux change.

### 3.9 DATA SECTION ADJUSTMENTS

The following adjustmentsare made in the data electronics sections

| $\frac{\text { Adjustment }}{\text { Read preamplifier amplitude }}$Locatlon <br> Type 5728 Read <br> Preamplifier |  |
| :--- | :--- |
| Skew alignment | Read/write head, <br> write amplifiers |

The adjustmentsare preset at the factory and should not be changed unless there is strong reason to belleve that readjustment is required. The adjustment procedures are described in the circuit description of the Read Preamplifier and Write Amplifier schematics.


## SECTION IV

## MAINTINANCI INSTRUCTIONS

### 4.1 GENERAL

Kennedy Company tape transports are highly reliable precision instruments which will provide years of trouble-free performance when properly maintained. A planned program of routine inspection and maintenance is essential for optimum performance and reliability. The units require very few adjustments and these should not be performed unless there is strong reason to believe they are required. All electrical adjustments are preset at the factory and should not require readjustment except after long periods of time.

### 4.2 PREVENTIVE MAINTENANCE

To assure continuing trouble-free operntion H preventive maintenance schedule should be kept. The items involved are few and simple but very important to proper tape transport operation. The frequency of performance will vary somewhat with the environment and degree of use of the transport so $d$ rigid schedule applying to all machines is difficul 10 define. The recommended periods below apply to units in constant operation in ordinary environments. They should be modified if experience shows other periods are more suitable.

### 4.2.1 DAILY CHECK

Visually check the machine for eleanliness and obvious misadjustment. If items in the tape path show evidence of diri or oxide mecumulation, elean thoroughly.

### 4.2.2 CLEANING

All items in the tape path must be kept serupulously clean. This is particularly true of the head and guides. The inside of the dust cover must not be allowed to aceumulate dirt since tranfer to the tape will caluse malfunction.

In cleaning it is important to be thorongh vet gentle and to avoid eertain dimerron- praticers.

### 4.2.2.1 Hend Clouning

Oxide or dirt aecomulations on the head surfares. are removed using a mald orgmale solvent midd $a$ swait). (? tips are convenient for this use but mas be laril will chution. Be sure the wooden portion dew, not continel hend surfaces.

An idenl solvent is 1.1 .1 trichorothame contanmed in Kennedy $k 21$ maintenance kit. However, ullow. und
as isopropyl alcohol will do. IO) NOT USE: Heetone or lacquer thinner, rerosol spray cans, or rubbing alcohol.

Lo not inse an excess of any solvent, and be extremely careful not to allow solvent to penctrate ball bearings of ider rollers. eapstan motor, ete., sinee it will destroy their lubriention.

### 4.2.2.2 Tupe Prth ('loming

## CAUTION

Do not attempt to elean the mylar sensors in columns or allow solvent to contact the element. Dirt and oxide will not impede the sensor opertion.

Other items in the tupe path should be cleaned at the stame time us the magnetic head. These include columns, idler rollers, tape guides, eapstan, and tape cleaner surface.

The techniques are similar to those outlined above for head eleaning.


Figure 4-1. Opening of Head Shield

### 4.2.2.3 Other Cleaning

A vacuum cleaner is recommended for removing accumulations of dust inside the dust cover or elsewhere in the unit. Compressed air may be used if caution is exercised to avoid blowing dirt into bearings. Antistatic cleaners are available for cleaning the plexiglass dust cover window.

### 4.2.3 VISUAL CHECK

Check visually to determine if all appears to be right with the machine. It is helpful to run tape forward and reverse observing smooth tape motion, proper vacuum operation, etc.

### 4.3 ROUTINE ADJUSTMENT

There are no routine adjustments. Need for adjustment will be manifest if malfunction occurs. Under normal circumstances adjustment will be more likely to cause trouble than prevent it.

### 4.4 LUBRICATION

No bearing lubrication is required. All bearings are lubricated for life and introduction of oil may destroy their lubrication.

### 4.5 WEAR

Magnetic tape is an abrasive and in time wear will be noted on Items over which the oxide surface slides.

### 4.6.1 HEAD WEAR

Head wear is generally signaled by an increase in error rate. Confirmation is a sizable increase in output voltage at the read head as measured at the read preamplifier. When the head becomes worn it must be replaced. Head replacement procedure is described in paragraph 4.24.5.

Worn heads usually can be resurfaced at least once if returned to the factory. This is more economical than replacement with a new head. Consult Section V for details of head return.

### 4.5.2 GUIDE WEAR

Guides wear principally at the point of contact with the front guide surface. Although guides are ceramic, in time grooves will appear. Since guides are symmetrical it is only necessary to loosen the guide mounting screw, rotate the guide, and tighten to present an unworn surface to the tape.

### 4.5.3 REEL HUB WEAR

Quick release hubs are adjustable to assure a firm clamping action. They are designed to make it impossible to mount a reel in a wrong or cocked position. If the locking action should become weak, the hub may be adjusted as described in paragraph 4.8. O-ring clamps used in the hub may tend to hang up after long periudg of use. This can be corrected as follows:
A. Remove O-ring from hub.
b. Clean thoroughly with mild solvent.
c. Lubricate ring with sllicone grease. Wipe off as thoroughly as possible, leaving a light lubricating film.
d. Snap O-ring back in place.

### 4.6 PERIODIC INSPECTION

At regular intervals, approximately every two months, it is advisable to make a more thorough check of machine operating parameters. This will ensure that no progressive degradation will go unnoticed. The test panel facilltates making these checks, allowing control of tape motion off line for test purposes as well as providing useful indicators and test signals. The test panel connector plugs into a connector on the control electronics. It does not require that interface cables be disconnected. Using the test panel or other appropriate means, the following should be checked periodically.

> Tape speed
> Ramp times
> Read level
> Skew
> Photosensor adjustment
> Capstan and reel servo adjustment

Procedures for checking these and other items are given in this section and a suggested sequence of adjustments is shown in Table 4-1.

### 4.7 TEST PANEL USE

### 4.7.1 TEST PANEL USE

The test panel is standard equipment in the Model 9100 . Located next to the control panel, it is used to perform tests and adjustments on the tape transport while it is of line. This eliminates the need for many external test fixtures as well as saving valuable computer time.

The function of each test panel control and indicator is provided in Figure 4-2.

Busically, the test panel is used for making skew, ramp time und servo adjustments. Besides providing


Table 4-1. Adjustment Sequence



#### Abstract

NOTE Tape transport must be off line and STOP pushbutton depressed before test panel can become functional.


TEST point and SKEW indicator. Indicator lights if tape skew exceeds the appropriate skew (read or write) gate setting. An oscilloscope test point is avallable for monitoring skew gate timing.

HDS indicator. Indicates that high density mode has been selected.
EOT indicator. Indlcates when tape has reached or passed end of tape.
LOAD POINT indicator. Indicates when tape is at load point.

CYCLE pushbutton. An interlocked pushbutton which runs tape in alternating forward and reverse modes. U'seful for making ramp or vacuum sensor adjustments. Depressing STOP pushbutton terminates thls operation.

FAST FORWARD pushbutton. An interlocked pushbutton switch that allows tape unit to run forward at fast speed. Depressing STOP pushbutton or EOT marker terminates this operation.

REVERSE RUN pushbutton. An interlocked pushbutton switch that allows tape unit to run in reverse at normal speed. Depressing STOP pushbutton or load point marker terminates this operation.

FORWARD RUN pushbutton. An interlocked pushbutton switch that allows tape unlt to proceed forward at normal speed. Depressing STOP pushbutton or EOT marker terminates this operation.

STOP pushbutton. An interlocked pushbution switch that terminates all tape motion.
WRITE TEST pushbutton and Indicator. A momentary pushbutton which programs 1's to be written on all channels to facllitate write skew adjustment. WRITE TEST remains active in FORWARD RUN mode only, (STOP pushbuttor must be depressed and TEST MODE selected to actuate this feature.) The indicator remains illuminated while unit is in this mode.

TEST MODE pushbutton and indicator. A momentary pushbutton selects test mode and activates test panel. When indicator is illuminated, test panel is active. (Tape unit must be off line and STOP pushbutton depressed before test panel will function.)

Figure 4-2. Test Panel Controls and Indicators
complete control over tape speed and direction, it can initiate $\boldsymbol{H}$ write test by generating a erystal controlled all-1 test pattern on the thpe. The test panel also contains indicator lamps which illuminate when there is excessive skew, high density is selected, end of tape or load point is reached, or a write test is being performed. (The skew test indicates proper aligiment of the read/write head.)

The test panel contains a CYCLE pushbutton. When pressed, it runs the tape forward and reverse continusously to facilitate ramp time and reel servo adjustments.

### 4.7.2 OPER ATION

Pressing the TEST MODE pushbution activates the test panel if the Model 9100 is off line with the STOP pushbutton on the control panel depressed. The test panel is turned off by either pressing the TEST MODE pushbution to release it or by pressing the ON LINE pushbutton on the control panel.

### 4.8 HUB O RING ADJUSTMENT (FIG. 4-3.)

Object: to lock tape reel firmly to the hub.
If the tape reel is loose with hub locked, check the condition of the neoprene 0 -ring. This O-ring expands when the locking latch is depressed to secure reel to hub.
4.8.1 If the O-ring is not worn, but the reel won't seat firmly:
a. Loosen hub setserew until the inner hub turns freely.
b. With hub latch up, rotate inner hub clockwise while restraining the outer hub. This will exert more pressure on the O-ring when the lateh is depressed.
c. Place reel on hub and lock lateh to determine whether more or less tightening is required.

## NOTE

There are several holes in the bottom of the outer hub to uccommodate the hub setserew. Therefore, after adjustent is correct, the hub must be lurned slightly until the setserew fits into one of these holes.
d. After the correet setting is found, retighten the hub setserew.

### 4.8.2 If O-ring requires replacement:

a. Loosen setserew until inner hub turns freely.
b. Unserew inner hub from hub assembly.


Figure 4-3. Hub O-Ring Adjustment
c. Replace worn O-ring with new O-ring (Kennedy PN 125-0030-006). Prior to installation the new O-ring should be lubricated with silicone grease and wiped, leaving a light lubricating film.
d. Replace inmor hub and readjust O-ring pressure according to paragraph 4.8.1.

### 4.9 TAPE PATH MECHANICAL ALIGNMENT

### 4.9.1 REEL CLEARANCE ADJUSTMENT/ HUB REPLACEMENT (Figures 4-3, 4-4)

Object: To malntain the proper tape path across the top of the hub reel mounting flange and the unpainted area on the deck plate (see Figure 4-3). This measurement should be made with a vernier caliper. A special shim kit, Kennedy PN 198-0100-001) is available for spacing the hub assembly properly.

Procedure:
a. Loosen hub setserew and unscrew inner hub.
b. Insert special spanner wrench (Kennedy PN 154-0042-001) into setserew holes to stabilize hub. Then remove the hub mounting nut with a socket wrench. Slide remaining portion of the hub assembly off the motor shaft.
c. Add or remove shims as required to obtain 0.328 inch distance from reel flange to the unpainted portion of the deck plate.
d. Reassemble hub assembly. Tighten nut to $20+/-5 \mathrm{in}$. $/ \mathrm{lb}$ torque.


Figure 4-4. Real Hub Assombly

### 4.9.2 C'APSTAN PARALLELISM

The tape should not uravel laterally (ride in or out) on tine cupstan in the forward or reverse mode. To check, observe the lape on the capstan while the machine is in CYCLE mode.

## Adjustment Procedure

Object: to eliminate any lateral tape movement on the eapstan during operation.
a. With tape stopped, loosen eapstan serews (see Figure 4-5).
b. Buck off both eapstan udjustment setserews until they no longer touch the eupstan motor mounting plate.
c. Retighten both capstan adjustment setscrews until they press lightly against the capstan motor mounting plate.
d. Place machine in CYCiEE test mode. Observe tape position on the capstan. If tape moves OUTWARD, tighten both adjusiment screws equally until OUTWARD lateral movement ceases. If tape moves INWARD, loosen both adjustment screws equally until Inwaru lateral movement ceases.
c. Retighten capstan setscrews and recheck. If lateral tape movement has been eliminated, adjustment is complete. Otherwise, repeat hdjustment procedure.


Figure 4-5. Capstan Parallolism Adjustmont

## 4.i0 CHECKING SUPPLY VOLTAGES

Here is a list of supply voltages and their test points in the Model 8100.

```
+24v - case of Q27, Q28, Q31, Q32, Q35 (MJ802),
    heatsink (+2fv under llght load)
-24v - case of Q29, Q30, Q33, Q34, Q36 (MJ4502),
    heatsink (-26v under light load)
+10v (+0.5,-0.2v)Sensor Amplifier/Driver,
                test point A
-10v(+/-0.8) Sensor Amplifier/Driver,
                test point B
+5v(+/-0.25) Sensor Amplifier/Driver,
        test point C
```


## NOTB

(1) Use chassis ground when making voltage measurements.
(2) Make certain power is switched OFF when removing or replacing circuit boards.

If the voltages are not correct, the trouble is either in the power supply or due to an overload on the power supply. Removing each circuit board while monitoring supply voltage can help isolate the cause of any overlosd. Also, be sure to check the power supply for burned, open, or shorted components. The power supply is protected against short elreuits in its regulated voltage circuitry.

### 4.11 REEL SERVO ADJUSTMENT

### 4.11.1 CENTERING ADJUSTMENT (R10, Supply Servo; R69, Takeup Servo)

Object: to center tape in both vacuum columns when tape is stopped.

## NOTE

Tape loops must be in both vacuum columns during adjustment.

Procedure:
a. Load tape and advance it to load point.
b. Adjust R 10 on the servo preamp until tape loop is center in the supply vacuum column. (Note: While adjusting, make certain tape loops remain within both vacuum columns.)
c. Reperat steps a and b to adjust R69, the takeup servo zero adjustment. When completed, both reels should be stationary, with the tape centered in both vacullm columns.

### 4.11.2 GAIN ADJUSTMENTS

(R24, Supply; R83, Takeup)
Object: to eliminate any overshoot of the tape loop in the vacuum column when tape changes direction.

## Procedure:

a. Connect a zero-centered voltmeter to test point A on the Servo Preamplifier board. Use chassis ground.
b. Turn power on; advance tape to load point.
c. Rotate supply reel to permit tape to rise to top of the supply vacuum column. Voltage at test point A should be approximately +2 vde.
d. Rotate supply reel to pull tape almost out of the supply vacuum column. Voltage at test point A should be nominally -2 vde.
e. Press TEST MODE and CYCLE pushbuttons on test panel. Tape will continuously alternate between forward and reverse. Check for overshoot when the tape loop changes position as the tape changes direction. If overshoot occurs, adjust R24 until it is ellminated.
f. Repeat steps b, c, and dto check and adjust R83, the takeup reel servo gain control.

### 4.12 VACUUM SWITCH

The vacuunn switch is located in the rear of the deck assembly in the upper right hand corner on the column plenum cover. This switch is a safety device to prevent possible tape breakage. It will operate to shut off the tape transport whenever the vacuum pressure within either vacuum column drops below a predetermined level. The objective of adjustment is to determine and set the pressure level at which the vacuum switch will actuate.

Equipment required: Kennedy Vacuum Test Box, Kennedy Part No. 154-0041-001 or equivalent.
H. Connect vacuum gauge and ohmmeter to the vacuum switch as shown in Figure 4-6. To do this, one end of the vacuum switch hose must be detached and connected to the vacuum test box "T" fitting. Then the hose on the opposite end of the "T" fitting is attached to the vacated hose fitting on the vacuum switch. Also, detach the green/white ( + ) wire from its terminal on the vacuum switch. Connect it to chassis ground prior to attaching the ohmmeter to the positive terminal on the vacuum switch.
b. With machine on and a tape at load point, cover the bleed hole (see Figure 4-6). Tinis gives maximum vacuum pressure, wihleh should measure between 17 and 21 inches, of water at sea level, or 15 to 19 inches of water at 4000 feet altitude.


Figure 4-6. Vacuum Switch Adjustment
c. Uncover bleed hole. Adjust bleed adjustment screw until switch closes. (Ohmmeter will indicate 0 ohm). Pressure should be between 10 inches and 14 inches of water.
d. Tighten bleed adjustment screw to obtain pressure reading which is 4 inches higher than pressure obtained in step c. Adjustment is complete.

### 4.13 VACUUM COLUMN ADJUSTMENT

Equipment required: Kennedy Vacuum Test Box, Kennedy Part No. 154-0041-001 or equivalent.

Objective: to develop one-half to two-thirds of vacuum present at the vacuum sensor. This adjustment should follow, not precede, the vacuum switeh adjustment.

Using an Allen wrench, unserew the $6 / 32$ Allen serew from the left hand side of the supply vacuum column. Install the threaded vacuum hose fitting and vacuum guage in the monitor serew hole (see Figure 4-7).
b. With the machine turned on and a tape at load point, measure the vacuum. (Tape loops must be present in both vacuum columns to obtain accurate readings). Vacuum should be one-half to two-thirds of the final measurement obtained in step $b$ of the vacuum switeh


Figure 4-7. Varuum Column Adjustmont
adjustment. (At sea level, pressure should measure between 10 inches and 14 inches of water. At 4000 feet, pressure should measure between 8 inches and 12.5 inches of water.)
c. If a correct vacuum reading is not obtained, adjust the appropriate vacuum column adjustment screw shown in Figure 4-7 as required.
d. Detach the vacuum test box and replace the monitor screw. Repeat adjustment procedure on the takeup vacuum column.

### 4.14 CAPSTAN ZERO ADJUSTMENT

The eapstan should not move when the tape is stopped. A zero adjustment is provided on the servo preamplifier to remove the effects of component tolerances.

Procedure:
a. If eapstan rotates slowly when tape is stopped, grasp eapstan with tape loaded and lurn first clockwise, then counterelockwise. Capstan will show a reluctance to turn. If turned gently $a$ small dead zone can be detected. This dead zone should be approximately the same for either direction of motion. If adjustment is required, comect a voltineter or scope probe to test point D of the servo module.
b. Advance tape to load point.
e. Rotate zero adjust pot R139 to bring measured voltage to zero.

### 4.15 PHOTOSENSOR ADJUSTMENT

Cadmium sulfide photoresistive cells are used to detect load point and end of tape. Since their sensitivity varies with time, zero adjustment R16 on the sensor amplifier driver has been provided. If loud point or end of tape is not signaled by the sensors and they are clean, adjustment is required.

## Procedure:

a. Verify that both lamps at photosensor are Illuminated.
b. Connect a de voltmeter from test point E to test point $F$ on the Sensor/Amplifier Driver module.

## NOTE

These points are both off ground. If a scope is used instead of a voltmeter it must be isolated from ground or the two inputs added with one channel inverted.
c. Adjust poteritiometer R16 for 0 volt between test points E and F .

### 4.16 TAPE SPEED ADJUSTMENT

Normal tape speed is controlled by R14 on the ramp generator. This control is set at the factory and normally will not require adjustment. There are two methods for cheeking speed.

## Strobe disk method

a. Mount strobe disk on the capstan (Kennedy PN 291-5572-001, -69 Hz type; 291-5572-002, -50 Hz type). Position a fluorescent light a few feet from the capstan.
b. With tape running at normal speed, adjust R14 on ramp generator for a steady strobe disk pattern if necessary. If R14 must be adjusted, check read preamplifier gain settings (paragruph 4.19).

## Skewmaster Tape Method

a. Mount skewinaster tape on machine as deseribed in read skew adjustment.
b. Observe waveform at one preamplifier lest point.
c. Set the time for one complete sine wave eycle (two bits) at a value determined by
time in ms $=100 \mathrm{x} \quad \frac{25}{\text { speed }(\mathrm{ips})}$
by adjusting R14. Note that the waveform will not be entirely stationary on the scope owing to small rapid speed variations. These should be visually averaged.
d. If speed adjustment whs made check read preamp gain settings (paragraph 4.19).

### 4.17 START/STOP RAMP TIME ADJUSTMENT

To assure accurate tape gap generation, tape must linearly accelerate to normal running speed and linearly decelerate to stop. The start and stop ramp voltages required for this linear movement ure controlled by ramp generator potentiometers K 3 and R4, respectively. Rump timing is the same for both forward and reverse modes.

To adjust start and stop ramp timing:

## Procedure

a. Connect channel 1 of oscilloscope to output of the Ramp Generator board at test point A.
b. Connect oscilloscope's external trigger Input to pin C (SFC/) of the Interface PC board, using an extender board.
c. From computer or tape transport exerciser issue a series of Synchronous Forward Commands (SFC/) to the transport. Each SFC/ transition should last approximately two ramp times. (Compute ramp time Tr formula below, then multiply results by two.) Tr is measured in milliseconds and its tolerance equals $+0 \%$, $-5 \%$, where:
$\operatorname{Tr}(-5 \%+0 \%)=\frac{375}{\text { tupe speed }}$


## NOTES

1. Tr equals $97 \%$ of the total ramp voltage, Vo.
2. Ramp voltage should be at ground at beginning of rump.
d. To adjust start rump, sync oscilloscope on leading edge of SFC/ input signal and observe waveform.
e. Compare values from use of formula with those read from oscilloscope presentation.
f. Adjust R3 to obtain correct start ramp. Use a nonmetallic adjustment tool.
g. After start ramp adjustment, make certain Td, which is defined us $3 \%$ of ramp voltage Vo, is less than $10 \%$ of ramp time Tr .
h. Perform steps d through g to adjust stop ramp time. Adjust R4 and sync oscilloscope on trailing edge of $\mathrm{SFC} /$.
i. After start ramp adjustment, make certain Td is less than $10 \%$ of ramp time Tr. Adjustment is complete.

### 4.18 REWIND SPEED

Rewind speed is not adjustable. It is determined by fixed values on the Ramp Generator card.

### 4.19 READ LEVEL ADJUSTMENT

This adjustment sets gain of the Read Preamplifiers to the correct level. Too much gain will introduce noise and too little will uggravate dropouts.
a. Load a reel of scratch tape on the transport, write enable ring in place.
b. Seleet TES'T MODE:
c. Seleet WRITE TEST, FORWARD RUN.
d. Observe waveforms ht test point for each channel on Read Preamplifier.

110.0102

Skew Adjustment Waveforms
e. Measure peak-to-peak amplitude and set for 8 $+/-0.5$ volts using channel gain control on Read Preamplifier. Repeat for each channel. Note that the read level is about 10 percent higher when the machine is operating in read-afterwrite mode than when in the read mode. This effect is caused by small unavoidable magnetic remanence in the write head and the erase head. Skewmaster tapes should NOT be used as umplitude reference for this reason.

### 4.20 SKEW ADJUSTMENT

Skew is one of the most important parameters in reading NRZ1 data. Since, in a read-after-write head, data is read with one gap and written with a second gap, read and write skews are in general different and must be compensated separately. Only when both are properly set can the machine be said to be deskewed. In the Model 9100 the read gap is deskewed mechanicatly while digitally controlled delays are used to deskew the write gap.

### 4.20.1 READ SKEW ADJUSTMENT

When deskewing the read gap, the head is mechanically tilted to have its gap at an exact right angle to the tape. This is accomplished using a skewmaster tape (see maintenance tools).


Figure 4-8. Head Skew Adjustment
4. Lord skewmaster on trunsport. Be sure write enuble ring is missing.
b. Press TES'T MOIIE button.
c. Press FORW ARII RUN.
d. Observe Sklill indientor and hdjust skew adjusting serew on the head mounting plate (Figure 4-8) until indicutor does not come on.

For greater precision, $t$ scope probe may be comnected to the TEST terminal on the test pancl. At this point the pattern will be $H$ grouping of nine pulses as each channel "reports in." At optimum skew setting, these pulses oceupy the minimum spread.

### 4.20.2 WRITE SKEW ADJUSTMEN'T

The Model 9100 features a unique digital deskewing arrangement for daskewing the write head. Since write-reas skew is $r$ finmetion of head geometry and does not change, write deskewing delays ure determined at the fuctory and each head has $H$ deskewing chart showing the appropriate write amplifier deskew switch seltings for that head. All channels are referenced to the $P$ channel (or $C$ in seven-track units).

If for some reason it is necessury to deskew the write herd in the field the procedure is us follows:
a. Proceed as in read level adjustment, paragraph 4.19.
b. Connect a dual channel scope channel 1 to the P chamel test point on the Read Preamplifier. Set efternate sweep, irigger chanmel 1 internal.
c. Conneet scope channel 2 to test point for tape channel 5 and observe pattern. Set sweep speed to display one half sine wave eycle.
d. Observe separation of peaks displayed. Note that becanse of small variutions in speed and skew the puttern will not be entirely stationary.
e. Set skew switch for chanmel 5 for minimum peak $\rightarrow$ (り) aration.
f. Repeat for each of the remaining seven channels.

### 4.21 HEAD FACE SHIELD AD.JUSTMENT

A shield is located over the magnetic herd surface to reduce write-read erosstalk. Its spacing, determoned by $H$ spring stop, is important. The spring stop is adjustable as lollows:
H. Loosen stop serew with lupe removed from machine.
b. Insert lhree thicknesses of tupe (0.006 inch) between shield surface and top surface of head. Do not use feeter gauges, since they may sernteh the head surface.
c. Press shicld tgainst tape firmly und tighten stop serew.
d. Remove lupe pieces by lifting shield.

### 4.22 BLOWER MOTOR BELT TENSION ADJUSTMENT

Objective: 'Tou hdjust tension of blower motor belt to hpproximutely $1 / 4$ inch (upproximutely 6 mm ) of deflection. (See Figure 4-9.)

Equipment needed: Spring seale (0-1000 gm), 150 mm (6 inch) ruler.

## Procedure:

H. Secure primary power to unit.
b. Remove rear hecess cover located above primury input power connection.
c. Using a pencil, mark vertical position of drive belt midpoint.


Figure 4-9. Blower Motor Belt Adjustment
d. Attach spring seale to drive belt midpoint and apply 1000 gm tension.
e. Again mark vertical position of drive belt midpoint.
f. Using the ruler, measure the distance between the two midpoint positions. Measurement should be approximately $1 / 4$ inch ( 6 mm ).
g. If deflection is incorrect, loosen adjustment nuts and move blower to the right to increase tension or to the left to decrease tension. Retighten nuts and repeat steps cthrough f.
h. After adjustment is completed and verified, replace access cover.

### 4.23 TROUBLESHOOTING

Troubles that can arise in the Model 9100 can usually by classified as either mechanical or electrical but often the classification may be confusing because a basically mechanical problem can cause what appears to be an electronic malfunction and vice versa. In any case the problem should be thoroughly analyzed before adjustments are made.

Electronic troubleshooting is greatly facilitated by the modular construction: a new card may be substituted and the effect observed. Most difficult, of course, are subtle problems and those of an intermittent nature.

Visualizing solution (Magnasee) is useful under certain conditions for troubleshooting. At high densities the data cannot be satisfactorily resolved but such problems as a dead track, improper gap length, etc., can be isolated rapidly by its use.

If a tape has had visualizing solution applied to it DO NOT reuse that portion of the tape as it will contaminate the head. Cut the visualized portion off and discard.

To use visualizing solution, shake the can thoroughly, remove top and pass portion to be visualized through the solution. Snap the tape vigorously to remove excess solution and let dry. Iron powder will be left in magnetized areas. This can be picked off using Scotch tape and applied to $a$ sheet of paper for permanent record.

### 4.23.1 HIGH ERROR RATE

Usually the more difficult problems involve a higher than permissible error rate for which, at first glance, there is no obvious reason. If operating properly with good tape the transport should make very few errors in writing and if rewriting is included in the program it should make no read errors.

Useful clues are:
a. In what mode - read or write - are many errors occurring?
b. At what point in the block does the error occur?
c. What is the nature of the error: VRC, CRC, LRC?
d. Are the errors pattern related?
e. Do errors occur only on certain sets of commands?

The first thing to be done is to inspect head and other items in the tape path for dirt accumulations. Be sure everything is clean. Check the tape being used and try a new reel if tape is doubtful. Check interface connections for broken wires or bad contracts. Table 4-2 is a troubleshooting chart concerned with high error rate.

### 4.23.2 COMPATABILITY

Model 9100 uccepts and produces tapes conforming to the ANSI standards. Occasionally compatibility problems can arise:
a. Tapes written by and acceptable to the 9100 are not acceptable to another transport.
b. Foreign tapes cannot be read by the 9100 but its own tapes can be.

Three items may be involved: skew, speed, ramp times. These should be checked as described in the adjustment procedures.

### 4.23.3 OTHER MALFUNCTIONS

Normal trouble shooting procedures are involved in finding electronic malfunctions. The first things to cheek are the supply voltages:

$$
\begin{aligned}
& +/-24 \text { volts nominal unregulated will normally } \\
& \text { be about }+/-26 \text { volts under light loud. } \\
& +/-10 \text { volts }+/-0.5 \text { volt } \\
& +5 \text { volts }+/-0.25 \text { volt }
\end{aligned}
$$

Convenient test points for measuring supply voltages are:

$$
\begin{array}{ll}
+24 v & \text { - case of Q9 (MJ802) on heatsink } \\
-24 v & \text { - case of Qio (MJ4502) on heatsink } \\
+10 v & \text { - Sensor Amplifier/Driver TPA } \\
-10 v & \text { - Sensor Amplifier/Driver TPR } \\
+5 v & \text { - Sensor Amplifier/Driver TPC }
\end{array}
$$



[^0]$\square$




Observed: High error rate - clean machine, good tape

| Symptom | Possible Cause | Indication | Action | Reference |
| :---: | :---: | :---: | :---: | :---: |
| Continuous errors, every block (read mode) | Broken connection to interface or internally <br> Bad preamp channel <br> Bad quad read amp channel <br> Tape speed grossly wrong <br> Bad head channel | Continuity <br> No output at test point on write test <br> No data at test point <br> Visual or skewmaster <br> No output at preamp test point on write test | Correct connection. <br> Replace preamp. <br> Replace quad read amplifier. <br> Adjust speed. <br> Replace head. | $\begin{aligned} & 4.16 \\ & 4.23 .5 \end{aligned}$ |
| Continuous errors, write mode only | Broken connection on write data or WDS lines <br> Bad write amp channel | Continuity <br> No signal in write test mode | Correct connection. <br> Replace write amp. |  |
| Frequent write errors, few or no read errors | Write-read crosstalk | Noisy signal at preamp test point | Check preamp gain. Check face shield spacing. | $\begin{aligned} & 4.19 \\ & 4.21 \end{aligned}$ |
| Frequent CRC, LRC errors, no VRC errors | Wrong CRC generation in interface | Wrong data at input | Correct interface. |  |
| Read or write errors only at start of block | Ramp time wrong | Read signals appear before ramp is complete | Adjust ramp time. | 4.17 |
| Read errors on long blocks only | Tape path misaligned | Tape bears heavily on one guide surface | Mechanical alignment. | 4.9 |
| Pattern related errors | Write-read crosstalk | Noisy signal at preamp test point | Check preamp gain. Check face shield spacing. | 4.19 |

Table 4-2. Troubleshooting

| Symptom | Possible Cause | Location | Action | Reference |
| :---: | :---: | :---: | :---: | :---: |
| Tape breakage or aborted load | Misadjusted reel servo(s) on Servo Preamplifier module | Sidé panel | Readjust. | 4.11 |
| LOAD pushbutton activates servos when pressed but does not hold | Broken tape signal clears LOAD flip-flop <br> a. Sensor Amplifier/Driver module <br> b. Pushbutton Control module <br> c. Photosensor (BKN) malfunction <br> d. Sequencer module <br> e. Vacuum switch and/or vacuum blower | Card cage <br> Card cage <br> Deck <br> Panel <br> Deck, <br> blower | Replace module. <br> Replace module. <br> Replace sensor. <br> Replace module. <br> Fix. | 4.23 .6 |
| Tape feeds forward after load point marker should be sensed and is rewound to physical end of tape | a. Marker strip missing from tape <br> b. Misadjustment of photosensor on Sensor Amplifier/Driver module | Tape <br> Card cage | Apply reflective strip. <br> Adjust photosensor. | 4.15 |
| No EOT signal | Same as load point above but for EOT |  |  | 4.15 |
| REWIND pushbutton inoperative | Logic malfunction, Pushbutton Control module, Sequence module | Card cage, side panel | Replace module. |  |
| Rewind does not stop at LP but continues until tape is wound off reel | a. Same as above <br> b. Photosensor adjustment wrong, Sensor Amplifier/Driver module | Card cage | Adjust photosensor. | 4.15 |
| Reels rotate uncontrolled when power is turned on with tape in both vacuum columns | a. Servo preamplifier malfunction <br> b. Servo power amplifier (bad power transistors) | Side panel <br> Heatsink | Remove preamp. If reels stop, replace preamplifier module. <br> Replace heatsink assembly or locate and replace bad power transistors. |  |
| Tape moves erratically, slips on capstan | Head face shield touching tape | Deck | Adjust face shield setting. | 4.21 |
| Capstan turns slowly wher it should be stopped | Capstan zero adjustment, Servo Preamplifier module | Side panel | Adjust for zero. | 4.14 |

Table 4-3. Troubleshooting

Voltages are measured to chassis (ground). Plus or minus 24 volts will iticrease to $+/-32$ volts when speed is greater than 150 ips .

## NOTE

TURN POWER OFF WHEN REMOVING OR INSERTING CARDS.

If the voltages are not correct the trouble is either in the power supply or in the fact that the malfunction is loading the supply excessively. Pulling cards from their sockets can help isolate an overlouded condition. The power supply is short-circuit protected on the regulated voltages. Assuming the voltages are correct, Table $4-3$ should help in Isolating malfunctions.

### 4.24 PARTS REPLACEMENT

In most instances assembly methods for parts replacement are obvious. Electronic parts are nearly all on plug-in modules. Items in the tape path may require machine realignment if replaced. If only one item is replaced at a time the complete alignment procedure usually may be avoided. Examples follow.

### 4.24.1 HUB REPLACEMENT

(Refer to paragraph 4.9.1)

### 4.24.2 O-RING REPLACEMENT <br> (Refer to paragraph 4.8.2)

4.24.3 REEL MOTOR REPLACEMENT
(Kennedy PN 190-5698-001)
a. To expose motor mounting serews, remove the hub assembly as described in paragraph 4.9.1.
b. Using a $5 / 32$ inch Allen wrench, unserew the four motor mounting serews and lift the reel motor out of the chassis.

### 4.24.4 CAPSTAN MO'TOR REPLACEMENT (Kemnedy Put No. 198-5823-001)

Procedure:
a. Detach capstan connecting cable.
b. After removing mounting nut, detach eapstan with capstan puller (Kennedy Part No. 154-0043-001).
c. Using a $5 / 32$ inch Allen wrench, remove the four capstan motor mounting serews and lift the capstan motor out of the chassis.

### 4.24.5 MAGNETIC HEAD REPLACEMENT

Replacement heads are supplied as complete assemblies together with mounting plate. A write deskewing chert is supplied with each head.
a. Remove head cover.
b. Unplug head connectors.
c. Remove head mounting screw and remove head, passing connectors through the panel hole provided.
d. Be sure adjusting screw on replacement head is ulmost completely unscrewed.
e. Mount new head with mounting screw fairly loose. Screw in adjusting screw until point protrudes enough to engage its conical locating hole. Tighten mounting screw.
f. Plug in head.
g. Deskew the read head as described in the deskew adjustment procedure.
h. Set deskewing switches on write amplifiers to correspond to chart supplied.
i. Stick chart over old chart to record switch settings.

### 4.24.6 PHOTOSENSOR REPLACEMENT

a. Remove photosensor assembly by unplugging and removing mounting serews. Since it will not pass through the hole provided, the connector must be removed by cutting the cable. Retain the connector.
b. Replacement sensors are provided with connector pins crimped to wires but with connector shell not installed.
c. Replace assembly, passing wires through hole provided. Replace serews.
d. Snap pins into connector shell in same color sequence as in the shell removed and plug in.
e. Adjust hs described in adjustment procedure.

### 4.24.7 TAPE CLEANER REPLACEMENT

H. Remove head cover.
b. Remove circular snap-in plug cover.
c. Remove mounting serew and tape cleaner.
d. Mount new cleaner assembly with mounting serew finger tight.
e. Adjust cleaner surface so that it just touches the tape and is parallel to the tape surface.
f. Tighten mounting screw and install snap-in plug cover.

### 4.25 MODULE KEPAIR

If the difficulty is traced to a plug-in module during troubleshooting, it will usually not be too difficult to find the component at fault and repair the module. All parts used in the electronies are standard commercially available units and may be replaced by others of like type and rating. Normal good practice and workmanship should be exercised.

### 4.26 MAINTENANCE TOOLS

In addition to normal clectronic tools and test gear (an oscilloscope, voltohmmeter, etc.) the following items should be available for service and repair.

Vacullin gauge, Kennedy PN 154-0067-001
Spanner wrench, Kennedy PN 154-0042-001
Set of nut drivers or open end wrenches
Phillips and standard screwdrivers
Cupstan puller, Kennedy PN 154-0043-001
Skewmaster tape, Kennedy PN 154-0046-001
Maintenance kit, Kennedy PN 190-2324-001, containing:

Head cleaner
Hex socket keys - 7/64, 5/32, 1/8, 3/32
Lint-free swabs
Reflective marker strips
Magnasee visualizing solution
Loctite grade H
Card extender, Kennedy PN 190-2224-001
Belt Tensiometer, Kennedy PN 154-0568-001
Strobe Disk, Kennedy PN 291-5572-001
Optional maintenance tools:
Extension hose set, Kennedy PN 154-0044-001
Blower extension cord, Kennedy PN 154-0045-001

SECTMON

$$
\begin{gathered}
\text { V } \\
\text { PARTS } \\
\text { IDENTI- } \\
\text { FICA- } \\
\text { TION }
\end{gathered}
$$

## SECTION V

## PARTS IDENTIFICATION

### 5.1 SPARE PARTS ORDERING INFORMATION

This section describes the replaceable parts in your tape unit which are available only from Kennedy Company. Many parts of the unit are common commercial parts and can be obtained locally from the manufacturer. These parts are marked with the manufacturer's name and part number and are not listed herein.

The serial number and part number of the tape unit are the keys to numerous engineering detalls applying to your unit. These numbers are located on the serial number tag lucated on the rear panel of the unit. When ordering spare parts, accessories, or tools always specify the serial number and part number of your unit.

Changes to Kennedy units are sometimes made to accommodate improved components as they become available, and to give you the benefit of the latest circuit improvements developed in our engineering department. If a part you have ordered has been replaced by a new part, a Kennedy representative will contact you concerning any change in part number.

All part orders should be addressed directly to Kennedy Company, Parts Order Department, 5.40 West Woodbury Road, Altadena, Ca 91001, telephone (213) 798-0953, TWX 910-588-3751.

### 5.2 IN-WARRANTY REPAIR PARTS ORDERING INFORMATION

Repair parts for in-warranty units are made available on an exchange basis through the Kennedy Company Customer Engineering Department.

The serial number and part number of the tape unit are necessary in order to insure shipment of the proper replacement parts.

All inquirites should be directed to Kennedy Company, Customer Engineering Department, 540 West Woodbury Road, Altadena, Ca 91001 , telephone (213) 7980953, TWX 910-588-3751.

### 5.3 EXPORT ORDERS

Customers outside the C'nited States and Canada are served by Kennedy Company international sales agents. All correspondence regarding your tape unit should be directed to your sales agent. If you prefer, correspondence may be addressed directly to Kennedy Company, Parts Order Department, 540 West Woodbury Road, Altadena, Ca 91001, TWX 910-588-3751, cable KENNEI)YCO.

### 5.4 ILLUSTRATED PARTS LIST

To assist in parts identification, an illustrated parts list is included with references to photographs of the machine. Part numbers beginning with an 8 or 198 are listed again in the Recommended Spare Parts List at the end of this section. Kennedy Company recommends that these parts be ordered as spares to minimize machine downtime due to equipment failure. Certain parts on this list have no quantity indicated. We recommend ordering one of each - uch parts for remote installations where parts delivery is time consuming.

### 5.5 FIELD KITS

Some replacement components may be supplied in the form of repair or field change kits. The repair kits contain parts that are matched or assembled and adjusted at the factory because of complexity or to aid the field technician. The components ordered as field kits either by correspondence with Kennedy service engineers or by direct order will be supplied with complete installation instructions. The change kits are intended for standard or special options not originally included in the unit.


## PART8 LIST

| Item No. | Part No. | Description | Notes |
| :---: | :---: | :---: | :---: |
| 1-1 | 190-5654-001 | Door Assy |  |
| 1-2 | 391-5736-001 | Dust Cover Hinge |  |
| 1-3 | 191-2939-001 | Hinge Pin |  |
| 1-4 | 404-5662-001 | Deck Assy |  |
| 1-5 | 198-5699-001 | Capstan |  |
| 1-6 | 198-0018-001 | Takeup Column Cover |  |
| 1-7 | 198-5675-001 | Takeup Vacuum Column Assy |  |
| 1-8 | 890-5732-001 | Split Tape Guide Assy, Ceramic |  |
| 1-9 | 291-2775-009 | Magnetic Head Cover |  |
| 1-10A | 198-2399-025 | Head and Head Mount Assy, 9 track | 1 |
|  | 198-2399-026 | Head and Head Mount Assy, 7 track | 1 |
| 1-11 | 198-1138-001 | LP/EOT Photosensor Assy |  |
| 1-12 | 198-1139-001 | Broken Tape Photosensor Assy |  |
| 1-13 | 890-5750-001 | Tape Cleaner Assy |  |
| 1-14 | 198-0017-001 | Supply Vacuum Column Cover |  |
| $1-15$ | 828-0156-001 | Catch, Vacuum Column Cover |  |
| 1-16 | 198-5674-001 | Supply Vacuum Column Assy |  |
| 1-17 | 890-5655-002 | Test Panel Assy, Dual Density |  |
| 1-17 | 890-5655-003 | Test Panel Assy, Dual Density, 45 ips |  |
| 1-18B | 198-0110-001 | Reel Hub Assy | 1,2 |
| 1-19 | 198-5687-002 | Pushbutton Control Panel Assy |  |
| 1-20 | 190-5658-001 | Control Panel Cover Assy |  |
| 1-20 | 190-5658-002 | Control Panel Cover Assy with Density Select Switch |  |
| 1-21 | 151-0034-001 | Thumbwheel Switch, 1 to 4 (parallel) |  |
| 1-22 | 825-0085-001 | Tape Guide |  |
| 1-23 | 128-0153-001 | Adjustable Grip Latch |  |

NOTE 1: These parts have detailed parts views on following page.
NOTE 2: Assembly includes shims for setting hub clearance. Refer to paragraph 4.9.1 of O/M manual for adjustment procedure.


Figure 5-2
Parts List

| Item No. | Part No. |
| :---: | :---: |
| 2-1 | 190-4778-002 |
| 2-2 | 191-4709-001 |
| 2-3 | 190-4704-001 |
| 2-4 | 125-0030-006 |
| 2-5 | 191-4708-001 |
| 2-6 | 291-4705-002 |
| 2-7 | 128-1000-095 |
| 2-8 | 198-0082-001 |
| 2-9 | 191-3451-001 |
| 2-10 | 191-4710-001 |

Hub Latch Assy
Hub Setscrew
Outer Hub Assy
O Ring
Hub Mounting Nut
Inner Hub
Screw, 10-32 x 7/8', Hex Hd, Stl Cad Plate II Shim Set
Thrust Washer
Key (3/16" x 3/16" x 3/4")


Figure 5-3. Rear View: With Par al


## PARTS LIST

| Item No. | Part No. |
| :---: | :---: |
| 3-1 | 190-5657-001 |
| 3-2C | 890-5659-001 |
|  | 890-5659-002 |
|  | 890-5659-003 |
|  | 890-5659-004 |
|  | 890-5659-005 |
|  | 890-5659-006 |
| 3-3 | 190-5686-001 |
| 3-4 | 851-0066-001 |
|  | 198-0067-150 |
|  | 198-0067-080 |
| 3-5 | 851-0802-001 |
|  | 198-0133-030 |
| 3-6 | 851-0802-001 |
|  | 198-0133-080 |
|  | 198-0133-050 |
| 3-7 | 121-9001-003 |
| 4-1 | 198-5683-001 |
| 4-2 | 198-0064-001 |
| 4-3 | 190-4013-001 |
| 4-4 | 121-0172-005 |
| 4-5 | 890-5656-001 |
| 4-6 | 890-5584-001 |
| 4-7 | 121-0171-001 |
| 4-8 | 121-0140-010 |
| 4-9 | 890-5686-001 |
| 4-10 | 845-0016-001 |
| 4-11 | 890-5707-001 |
| 4-12 | 121-0172-005 |
| 4-13 | 121-0140-005 |
| 4-14 | 890-5698-001 |
| 4-15 | 890-5725-001 |
| 4-16 | 145-0005-001 |
|  | 145-0005-002 |
| 4-17 | 890-2641-004 |
| 4-18 | 115-0019-001 |
| 4-19 | 147-1520-050 |
| 4-20 | 847-1520-101 |
| 4-21 | 115-3610-449 |
|  | 191-5705-001 |

## Description

Card Cuge Assy, Dual Density (w/o modules)
Vacuum Blower Assy, 110 vac, $60 \mathrm{~Hz}, 0^{\prime}$ to $4000^{\prime}$ alt
Vacuum Blower Assy, 220 vac, $50 \mathrm{~Hz}, 0^{\prime}$ to $4000^{\prime}$ alt
Vacuum Blower Assy, 110 vac, $60 \mathrm{~Hz}, 4000^{\prime}$ to 8000 alt
Vacuum Blower Assy, 110 vac, $60 \mathrm{~Hz}, 8000^{\prime}$ to $12000^{\prime}$ alt
Vacuum Blower Assy, 220 vac, $60 \mathrm{~Hz}, 0^{\prime}$ to 4000 alt
Vacuum Blower Assy, 240 vac, $50 \mathrm{~Hz}, 0$ to $4000^{\prime}$ alt
Power Panel Cover Assy
F1 Fuseholder, 30A Bus
Fuse, 15 A 125 v (11id vac use)
Fuse, 8A 250v ( 220 vac use)
F2 Fuseholder, 15A
Fuse, 3A 250v
F3 Fuseholder, 15A
Fuse, 8A 250v (110 vac use)
Fuse, 5A $250 v$ ( 220 vac use)
Power Input Receptacle
Intake Plenum Cover
Vacuum Switch
Connector Board Assy
Terminal Strip, 5 Circuit
Power Panel Assy
Rectifier, PC Board Assy
Twist-On Outlet Receptacle
Terminal Strip, 10 Cifcuit
Power Panel Cover Assy
Relay
Solid State Switch
Terminal Strip, 5 Clrcuit
Terminal Strip, 5 Circuit
Reel Motor Assy
T2 High Power Transformer Assy
Relay, 12 vde
Relay, 6 vde
File Protect Switch Assy
Capacitor, $0.47 \mathrm{mfd}, 400$ vile
Resistor Wire Wound, 5 ohm, 20w, 10\%
Resistor Wire Wound, 100 ohm, 20w, 5\%
Capacitor, Computer Grade, 10w vde
Filter



Figure 5-6. Vacuum Blower Assembly: Top View

110111 Nu.


## 1) eserintion

Slorvo
Kownor Roil \|rIvo
1(' Plus,




Blower Volor llabs loye. Ill vale. fill $11 /$



Figure 5－7．Model 9100 Tape Transport：Bottom View

| llem No． |
| :---: |
| 7－1 |
| $7 \cdot 2$ |
| 7－3 |
| 7． 4 |
| 7－i |
| 7－6 |
| 7－7 |
| T－4 |
| 7－4 |

$7-1$
$i-2$
$i-3$
$i-3$
$i-7$
$i-7$
$i-6$
$i-7$
$i-7$
$i-8$
$i-9$
ati（1111－

Kli $36111+4!$
1！ $14+16.3$ 1101
$1!14111+6 i 1111$
8！ 11 ＋i：$\because 1111$
$8!11$ sity．3 110！？
1911 ．j8ts 1101
8！リ！．ifiTl－1101
｜1いいいけ）




Hos．I－a ．Suppls
（ ialい－liall Volor しいい
livhams Plomull｜（over
Hour l－us．likhall－1



Figure 5-8. Model 9100 Tape Transport: Left Side


Figure 5-9. Model 9100 Tape Transport: Right Side

## PART8 LIST

| Item No. | Part No. | Description | Notes |
| :---: | :---: | :---: | :---: |
| 8-1 | 890-5664-002 | Masterboard, Dual Density | Notes |
| 8-2 | 190-5840-001 | Reel Plate Assy |  |
| 8-3 | 128-0151-001 | Slide Set |  |
| 8-4 | 890-5728-xxx | Read Preampllfier Assy |  |
| 8-5 | 890-5368-xxx | Five Channel Write Amplifier | 1 |
| 8-6 | 890-5366-xxx | Four Channel Write Amplifier | 1 |
| 8-7 | 890-3860-xxx | Data Terminator | 1 |
| 8-8 | 890-4385-xxx | Replaced by: | 1 |
|  | 890-6385-xxx | Quad Read Amplifier |  |
| 8-9 | 890-4385-xxx | Replaced by: | 1 |
| 8-10 | $890-6385-x x x$ $890-4367-x x x$ | Quad Read Amplifier | 1 |
| $8-10$ | $890-4367-x x x$ $890-6367-x x x$ | Replaced by: Dual P Channel/Clipping | 1 |
| 8-11 | $890-4365-\mathrm{xxx}$ $890-5771-\mathrm{xxx}$ | Dual Density Control (800, 1600 cpl models) | 1 |
| 8-12 | 890-3841-xxx | Delay Timing ( $200,556,800 \mathrm{epi}$ models) Control Terminator | 1 |
| $8-13$ | 890-3842-xxx | Interface Control | 1 |
| 8-14 | 890-3843-xxx | Pushbutton Control | 1 |
| 8-15 | 890-5733-xxx | Ramp Generator | 1 |
| 8-16 | 890-5719-001 | Sensor Amplifier Driver | 1 |
| 9-1 | 815-3625-479 | Capacitor, Electrolytic, $48,000 \mathrm{mfd}, 25$ vdc |  |
| 9-2 | 147-1520-101 | Resistor, $W W, 100 \mathrm{ohm}, 20 \mathrm{w}$, ${ }^{\text {che }}$, 25 vde |  |
| 9-3 | 890-6666-101 | Servo Preamplifier Assy |  |
| 9-4 | 121-0175-001 | Molex Relay Connector |  |
| 9-5 | 190-5770-001 | Brake Board Assy |  |
| 9-6 | 121-0173-005 | Molex Flat Blade Connector, 4 circuit |  |
| 9-7 | 121-0173-001 | Molex Flat Blade Connector, 2 circuit |  |
| 9-8 | 191-5681-001 | Slide Bracket |  |
| 9-9 | 128-0151-001 | Slide Set |  |
| 9-10 | 148-0085-001 | Diode |  |
| 9-11 | 890-6667-002 | Sequence Control Assy |  |
| 9-12 | 148-0015-001 | Rectifier, Silicon 1N2069 |  |
| 9-13 | 147-0028-001 | Resistor 0.1 ohm, 10w, 1\% |  |

NOTE 1: The last 3 dash numbers of these modules vary, depending on machine specifications. These dash numbers are stamped on the module, or may be found on the circuit card identification strip.

## RECOMMENDED SPARE PARTS LLST

(Certain parts in this list have no quantity indicated. For remote installations where parts dellvery is time consuming, we recommend ordering one of each of these parts as required for your machine in addition to the recommended quantities of the regular spares.)

| Item No. | Part No. | Description | Qty | Notes |
| :---: | :---: | :---: | :---: | :---: |
| 1-20 | 198-5665-001 | Assy PC Board Display Panel |  |  |
| 1-5 | 198-5699-001 | Capstan | 1 |  |
| 1-7 | 198-5675-001 | Takeup Vacuum Column Assy | 1 |  |
| 1-8 | 890-5732-001 | Split Tape Guide Assy, Ceramic | 2 |  |
| 1-10A | 198-2399-025 | Head and Head Mount Assy, 9 track | 1 | 2 |
|  | 198-2399-026 | Head and Head Mount Assy, 7 track | 1 |  |
| 1-11 | 198-1138-001 | LP/EOT Photosensor Assy | 1 |  |
| 1-12 | 198-1139-001 | Broken Tape Photosensor Assy | 1 |  |
| 1-13 | 890-5750-001 | Tape Cleaner Assy | 1 |  |
| 1-15 | 828-0156-001 | Catch, Vacuum Column Cover | 1 |  |
| 1-16 | 198-5674-001 | Supply Vacuum Column Assy | 1 |  |
| 1-17 | 890-5655-002 | Test Panel Assy, Dual Density | 1 |  |
| 1-19 | 198-5687-002 | Pushbutton Control Panel Assy | 1 | 1 |
| 1-22 | 825-0085-001 | Tape Guide | 1 |  |
| 3-2C | 890-5659-001 | Vacuum Blower Assy, 110 vac, 60 Hz $0^{\prime}$ to 4,000 altitude |  |  |
|  | 890-5659-002 | Vacuum Blower Assy, 220 vac, 50 Hz $0^{\prime}$ to $4,000^{\prime}$ altitude |  |  |
|  | 890-5658-003 | Vacuum Blower Assy, 110 vac, 60 Hz $4,000^{\prime}$ to 8,000 altitude |  |  |
|  | 890-5659-004 | Vacuum Blower Assy, 110 vac, 60 Hz $8,000^{\prime}$ to $12,000^{\prime}$ altitude |  |  |
|  | 890-5659-005 | Vacuum Blower Assy, 220 vac, 60 Hz $0^{\prime}$ to $4,000^{\prime}$ altitude |  |  |
|  | 890-5659-006 | Vacuum Blower Assy, 240 vac, 50 Hz $0^{\prime}$ to $4,000^{\prime}$ altitude |  |  |
| 3-4 | $\begin{aligned} & 851-0066-001 \\ & 198-0067-150 \end{aligned}$ | F1 Fuseholder, 30A Bus |  |  |
|  | 198-0067-080 | Fuse, 8A (220 vac use) ( 5 per box) |  |  | 1 box |  |
| 3-5 | 851-0802-001 | F2 Fuseholder, 15A |  |  |
|  | 198-0133-030 | Fuse, 3A 3AG (5 per box) | 1 box |  |
| 3-6 | 851-0802-001 | F3 Fuseholder, 15A |  |  |
|  | 198-0133-080 | Fuse, 8A 3AG (110 vac use) ( 5 per box) | 1 box |  |
|  | 198-0133-050 | Fuse, 5A 3AG (220 vac use) ( 5 per box) | 1 box |  |
| 4-1 | 891-5683-001 | Intake Plenum Cover |  |  |
| 4-2 | 198-0064-001 | Vacuum Switch | 1 |  |
| 4-5 | 890-5656-001 | Power Panel Assy |  |  |
| 4-6 | 890-5584-001 | Rectifier PC Board | 1 |  |
| 4-9 | 890-5686-001 | Power Panel Cover Assy |  |  |
| 4-10 | 845-0016-001 | Relay | 1 |  |
| 4-11 | 890-5707-001 | Solid State Switch | 1 |  |
| 4-14 | 890-5698-001 | Reel Motor Assy | 1 |  |
| 4-15 | 890-5725-001 | High Power Trunsformer Assy |  |  |
| 4-17 | 890-2641-004 | File Protect Switch Assy | 1 |  |
| 4-20 | 847-1520-101 | Resistor, Wire Wound, 100 ohm, $20 \mathrm{w}, 5 \%$ |  |  |
| 5-1 | 845-0017-001 | Motor Starting Relay, $110 \mathrm{vac}, 60 \mathrm{~Hz}$ | 1 |  |
|  | 845-0017-002 | Motor Starting Relay, 220 vac, 50 Hz | 1 |  |

## RECOMMENDED SPARE PARTS LIST

| Item No. | Part No. | Description | Qty | Notes |
| :---: | :---: | :---: | :---: | :---: |
| 5-2 | 835-0056-001 | Flat Belt, 110 vac, $60 \mathrm{~Hz}, 0^{\prime}$ to $8 \mathrm{~K}^{\prime}$ altitude | 1 |  |
|  | 835-0056-002 | Flat Belt, 110 vac, $60 \mathrm{~Hz}, 8 \mathrm{~K}^{\prime}$ to $12 \mathrm{~K}^{\prime}$ altitude, 220 vac, 50 Hz | 1 |  |
| 5-3 | 291-5845-101 | Pulley, $110 / 220$ vac, $60 \mathrm{~Hz}, 0^{\prime}-4 \mathrm{~K}^{\prime}$ altitude |  |  |
|  | 291-5845-102 | Pulley, 110 vac, $60 \mathrm{~Hz}, 4 \mathrm{~K}^{\prime}-8 \mathrm{~K}^{\prime}$ altitude |  |  |
|  | 291-5845-103 | Pulley, $110 \mathrm{vac}, 60 \mathrm{~Hz}, 8 \mathrm{~K}^{\prime}-12 \mathrm{~K}^{\prime}$ altitude |  |  |
|  | 291-5845-104 | Pulley, 220 vac, $50 \mathrm{~Hz}, 0^{\prime}-4 \mathrm{~K}^{\prime}$ Altitude |  |  |
| 6-2 | 826-0001-003 | Blower Belt Drive | 1 |  |
| 6-3 | 821-0171-002 | AC Plug |  |  |
| 6-5 | 815-0018-001 | Motor Starting Capacitor, 270-324 mfd, 110 vac, 60 Hz |  |  |
|  | 815-0018-002 | Motor Starting Capacitor, 72-88 mfd, 250 vac, $50 / 60 \mathrm{~Hz}$ |  |  |
| 6-6 | 890-5846-003 | Blower Motor/Hub Assy, 110 vac, 60 Hz | 1 |  |
|  | 890-5846-004 | Blower Motor/Hub Assy, $220 \mathrm{vac}, 50 / 60 \mathrm{~Hz}$ |  |  |
| 7-1 | 845-0005-001 | Relay, 12 vde | 1 |  |
|  | 845-0005-002 | Relay, 6 vde | 1 |  |
| 7-2 | 815-3625-798 | Capacitor, Electrolytic, 7,000 mfd, 25 vde |  |  |
| 7-3 | 815-3610-449 | Capacitor, Electrolytic, $40,000 \mathrm{mfd}, 10 \mathrm{vdc}$ |  |  |
| 7-4 | 198-4163-001 | T1 Low Power Transformer |  |  |
| 7-5 | 198-0046-001 | Hose Assy, Supply |  |  |
| 7-6 | 890-4721-001 | Capstan Motor Assy | 1 | 3 |
| 7-7 | 391-5683-002 | Exhaust Plenum Cover |  |  |
| 7-8 | 198-0047-001 | Hose Assy, Exhaust |  |  |
| 7-9 | 890-5671-001 | Regulator and Servo Assy | 1 | 4 |
| 8-1 | 890-5664-002 | Masterboard, Dual Density |  |  |
| 8-4 | 890-5728-xxx | Read Preamplifier | 1 |  |
| 8-5 | 890-4368-xxx | Five Channel Write Amplifier ( 45 ips ) | 1 | 6 |
| 8-5 | 890-5368-xxx | Five Channel Write Amplifier (75 ips) | 1 | 6 |
| 8-6 | 890-4366-xxx | Four Channel Write Amplifier ( 45 ips ) | 1 | 6 |
| 8-6 | 890-5366-xxx | Four Channel Write Amplifier ( 75 ips ) | 1 | 6 |
| 8-7 | 890-3860-xxx | Data Terminator |  | 6 |
| 8-8 | 890-4385-xxx | Replaced by: |  |  |
|  | 890-6385-xxx | Quad Read Amplifier | 1 | 6 |
| 8-9 | 890-4385-xxx | Replaced by: |  |  |
|  | 890-6385-xxx | Quad Read Amplifier | 1 | 6 |
| 8-10 | 890-4367-xxx | Replaced by: |  |  |
|  | 890-6367-xxx | Dual P Channel/Clipping | 1 | 8 |
| 8-11 | 890-4365-xxx | Dual Density Control (800, 1600 cpi models) |  | 6 |
| 8-12 | $890-5771-x \times x$ | Delay Timing ( $200,556,800$ epi models) | 1 |  |
|  | 890-3841-xxx | Control Terminator |  | 6 |
| 8-13 | 890-3842-xxx | Interface Control | 1 |  |
| 8-14 | 890-3843-xxx | Pushbutton Control | 1 | 6 |
| 8-15 | 890-5733-xxx | Ramp Generator | 1 | 6 |
| 8-16 | 890-5719-001 | Sensor Amplifier Driver | 1 | 8 |
| 9-1 | 815-3625-479 | C1, C2 Capacitor, Electrolytic, $48,000 \mathrm{mfd}$ 25 vde |  |  |
| 9-3 | 890-6666-101 | Servo Preamplifier | 1 | 6 |

NOTES (see page 5-16)

## RECOMMENDED SPARE PART8 LIST

| Item No. | Part No. | Description | Qty | Notes |
| :---: | :---: | :---: | :---: | :---: |
| 9-11 | 890-6667-002 | Sequence Control Module | 1 | 6 |
|  | 821-9000-003 | Power Cord, 10A | 1 | 6 |
|  | 198-0100-002 | Hub Repair Kit, Model 9100 | 2 | 5 |
|  | 198-0020-001 | Brush Replacement Kit, Reel Motor ( 4 brushes) | 1 | J |
|  | 198-0021-001 | Brush Replacement Kit, Capstan Motor (2 brushes) | 1 |  |

## NOTES

1. Unless specified, door assemblies and control panels will be shipped with standard paint colcrs. Please specify if special paint or logo is required.
2. Head is supplied on mounting plate and with face shield and connector. Specify number of tracks. All heads are read after write with side mounted erase. Deskew chart is furnished with each head.
3. Capstan motor/tachometer assembly is supplied with capstan wheel in case of damage to capstan during removal.
4. Heatsink assembly includes Power Supply Regulator module 190-4352-001. This module is not readily replaceable without replacing heatsink.
5. Repair kit contains those items subject to wear.
6. The last 3 dash numbers of this module will vary according to machine specifleations. These dash numbers are stamped on the module, or may be found on the circuit card identification strip in the machine. The complete module part number should be specified during ordering.

## MAINTENANCE TOOLS

In addition to normal electronic tools and test gear (an oscilloscope, voltohmmeter, etc.) the following items should be available for service and repair.

| Kennedy Part No. | Deseription |
| :---: | :---: |
| 154-0067-001 | Vacuum Gauge |
| 154-0042-001 | Spanner Wrench |
|  | Set of Nut Drivers or Open End Wrenches Phillips and Standard Screwdrivers |
| 154-0043-001 | Capstan Puller |
| 154-0036-001 | Skewmaster Tape |
| 190-2324-001 | Maintenance Kit |
|  | Containing: |
|  | Head cleaner |
|  | Hex socket keys - 7/64,5/32,1/8,3/32 |
|  | Lint-free swabs |
|  | Reflective marker strims |
|  | Magnasee visualizing solution |
|  | Loctite grade H |
| 190-2224-501 | Card Extender |
|  | Optional Maintenance Tools |
| 154-0044-001 | Extension Hose Set |
| 154-0045-001 | Blower Extension Cord |
| 154-0063-001 | Hub/File Protect Height (iauge |
| 154-0568-001 | Tensiometer |

# SECTION VI WIRING AND SCHEMATIC DIAGRAMS 

the schemaics, wen available, are on the last fiche in this set.

> SECTION VII GENERAL INFORMATION AND APPENDIX

# DIGITAL RECORDING ON MAGNETIC TAPE USING NRZI CONVENTIONS AND FORMAT 

### 1.1 INTRODUCTION

There are many recording techniques that may be employed to record digital information onto magnetic tape. Some of these are: non-return to-zero (NRZ), return-to-zero, phase-encoded, Manchester coding, and NRZ1. Of these methods the NRZ1, non-return-to-zero change at logic 1 , has been most widely accepted for recording parallel data onto multitrack recorders. This method has been used by IBM and other computer manufacturers for many years, and packing densities, formats, and mechanical dimensions have been fairly well standardized by usage throughout the industry.

### 1.1.1 IBM COMPATIBLE

The term IBM compatible, or more specifically IBM compatible 2400 series, is found frequently in specifications of tape units manufactured by companies other than IBM. This means that a tape written on a machine that is IBM compatible can be successfully entered into an IBM computer utilizing the IBM 2400 series of magnetic tape units. The converse, of course, is also true. Tapes written on an IBM 2400 can be read on IBM compatible tape units equipped with the read function.

This common denominator between systems is important, for often it is the only common point between computer systems ar data acquisition systems. The parameters that ensure this compatibility relate to track width, number of tracks, position of the tracks on the width of the tape, form of check characters, spacing of check characters from data, length of interblock gaps, length of file gaps, and the character used to identify a filegap, as well as the mechanical dimensions of reels and hubs. This note describes these factors for the IBM compatible NRZ1 method of recording.

### 1.1.2 ADVANTAGES OF NKZ1 RECORDING METHOD

In the NRZ1 method of recording, current is flowing in one direction in the magnetic head at all times it is writing. This factor makes it possible to record over old data, erasing the old data as the recording is taking place. Head current also flows in a uniform direction during the interrecord gap. This is useful when it is necessary to rewrite a record or skip a
bad area of tape found on re-read and allows the head current to be turned on again in a known direction without causing unwanted spikes.

Another advantage of the NRZ1 system is that the electronics for writing and reading are simpler than those required for other recording techniques, such as phase encoding.

A disadvantage of the NRZi system is that it is not self-clocking and is useful only where multiple track recording is employed. A further restriction is that in order to derive a clock from the multiple trac...s, at least one of the tracks must have a one in it for each byte or character recorded. This last factor is ensured when a parity check is employed and the parity is odd. If even parity is used, then of course the all-zero character must be declared invalid and not used during the block.

### 1.2 WRITING NRZI TAPES

To record digital data on magnetic tape, it is necessary to magnetize the tape discretely to indicate binary ones and zeros. In the NRZ1 method, current is flowing in the head at all times the magnetic tape unit is in the write mode. As long as the head current does not change, the data will be written such that it will be interpreted as zeros. When a transition occurs between saturation magnetism (plus and minus) on the tape, this will be interpreted as a one. Figure 1-1 shows typical waveforms for data recorded on tape in the pattern 011010. The data is entered together with write clocks as shown, with a write clock for each bit recorded. With tape in continuous motion, a flux pattern corresponding to the tape magnetization will appear on the tape as shown.

NRZ1 recording is implemented by driving current through the head winding in a direction determined by a flip-flop that toggles for each one, gated in by coincidence between data and a write clock.

### 1.3 READING NRZI RECORDINGS

To recover the data written in NRZ1 format, the tape is moved at a constant velocity past the gap in the head. Refer to Figure 1-2. If the same pattern shown above is present on the tape, the head voltage


Figure 1-1 NRZ1 Wavaforms - Writing


Figure 1-2. NRZ1 Waveforms-Reading
will look like the playback signal since the voltage induced in the head is the differential of the flux pattern on the tape. The characteristic half sine wave results from the fact that the gap on the head has a finite width.

The pattern shown is typical of what would be seen with 200 bits per inch (bpi) recording. As the recording density increases, the mechanical dimensions of the head remain the same, resulting in the same waveform but with the individual waves crowded close together. This ultimately presents a limit beyond which this type of recording is useful with state-of-the-art tapes and magnetic heads. Recording of 800 bpi seems to be a practical limit and is the maximum density utilized in present-day systems.

The playback signal is then rectified and, as can be seen from the figures, a pulse is present for every one recorded and the base line remains stationary for all zeros recorded. Note, however, that it is not practical to derive an accurate clock from the signal on the basis of a single-track recording. However, since this is a multiple track system and employs a parity generator, a data bit will be found on one of the multiple tracks for each character written, assuming that an all-zeros character is not employed in conjunction with even parity.

Considering the above factors, a typical read amplifier consists of an analog amplifier, a rectifier, a peak detector, suitable logic to create a clock, and an output buffer stage to enable interfacing to the customer's unit.

### 1.3.1 SKEW AND G.AP SCATTER

Another major factor that limits the design of an NRZ1 multiple track system is that heads are not perfect because of gap scatter and head mounting to decks is not perfect causing skew. Both these factors have the same effect in that the signals from all the tracks do not occur perfectly in unison. The problem is minimal if the same head and deck are used for reading and writing a given tape, but since interchangeability of tapes between machines is mandatory provisions must be made to cancel out these effects. The allowable tolerances in head manufacture have practical limits and are typically in the $\pm 50$ microinch region for high quality heads. Fixed heads without adjustment are practical with 200 bpi and 556 bpi recording, but 800 bpi recording requires adjustments.

All Kennedy recorders are equipped with the necessary deskewing adjustment to enable operation and
assure compatibility with other magnetic tape units. These adjustments take the following form.

### 1.3.1.1 Read Head Alignment

The read head is adjusted so that its gaps are perpendicular to the direction of tape motion using an IBM skewmaster tape. A mechanical adjustment is provided consisting of a spring loaded mounting plate working against a fine pitch adjusting screw. (On incremental and some low density machines this adjustment is either not required or is made by shimming tape guides.)

### 1.3.1.2 Read Electronic Deskew Register

All Kennedy read amplifiers are provided with a deskewing register. This register allows a total skew of 50 percent for all reasons including write head gap scatter, dynamic read skew, readhead misalignment, and speed variation in writing or reading.

### 1.3.1.3 Write Electronic Deskewing (continuous tape units only)

The mechanical relationship between the read gap and the write gap is fixed in any given read after write head. Since the read head is adjusted perpendicular to tape motion (paragraph 1.3.1.1), the write time for each channel may be delayed selectively so that a character is written on the tape perpendicular to tape motion. In Kennedy continuous tape units a fixed delay is inserted for one channel and individual delays are provided for the remaining channels. This arrangement allows each channel to be adjusted in exact relationship to the fixed channel and allows adjustment for skew and gap scatter as well.

### 1.4 TAPE FORMATS

There are other factors that affect compatibility in addition to density and recording method:
a. Tape markers
b. Gaps
c. Check characters
d. Codes

### 1.4.1 TAPE MARKERS

When recording on magnetic tape, care must be taken to avoid physical handling and damage to the recorded surface. A portion of tape - at least 10 feet - at each end is reserved for threading and loading and is not used for storing data. To define the recorded area, pressure sensitive reflective markers are applied to the nonoxide side of the tape as shown in Figure 1-3.


Figure 1-3. Tape Markers

These markers are sensed optically and define the recorded area in a standardized manner.

The BOT marker signal is used internally to define the load point or starting of recording. The EOT marker signal is not used internally but is available to the interface as an end of tape warning signal and should be used by the unit interfaced to the marnetic units to terminate recording within the next 4 feet of tape.

### 1.4.2 GAPS

Tape reading can only take place reliably when tape is moving at a known speed across the head. To aliow tape to sta: cidd stop while the computer manipulates data, a section of tane with no data is provided between records or biocks of data and at the beginning and end of tape. This section is recorded with the head current turned on in the direction defined as erased and results in a constant flux in a predetermined direction which is independent of tape speed or motion. The direction of current in the heads defining the erased condition is also controlled to be uniform in all recorders. On readback this flux is constant as the tape accelerates and decelerates. Since a change in flux is required for the read head to sense data, no signal occurs and orderly starts and stops may be made.

Mechanical limitations preclude instantaneous starts and stops, and a distance of tape must be reserved, conditioned by the requirements of the "worst case" machines, to use the standards. While high speed units (IBM 2400 series) set the length of the gaps, Kennedy recorders utilize the full gap length to atr vantage by providing controlled acceleration and deceleration, resulting in minimum stressce to the tape.

### 1.4.2.1 Beginning of Tape Gap

An erased section of tape is required surrounding the BOT marker. This serves as a defined area within which data recording or reading can start. To comply with IBM specifications this section extends a minimum of 1.7 inches ahead of the trailing edge of the BOT marker and extends a minimum of 0.5 inch past the trailing edge of the BOT marker. In nearly all systems (including IBM) this erased section totals about 2.5 inches (Figure 1-3).

### 1.4.2.2 Interrecord Gaps

Interrecord gaps are areas, without data, placed between databloc!!s or records as shown in Figure 1-4. The length of tiu rap is 0.75 inch minimum for seventrack systems and 0.60 inch minimum for nine-track


Figure 1-4. Interrecord Gaps
systems. The maximum length is not critical. The USA Standard Institute specifies the maximum length at 25 feet.

If records are short it can be seen that a large portion of the tape is used for interrecord gaps. In many cases computers are programmed to handle records in batches as shown in Figure 1-4. In this case the IRG and check characters are inserted on a block basis.

Figure 1-5 shows the format of the file mark for sevenand nine-track tapes. The distinguishing feature of the block is the fact that it is a single specific character record with a check character. The erased gap itself is nearly always used but IBM standards state that it is optional.

### 1.4.3 CHECK CHARACTERS

The NRZ 1 format provides for both vertical and horizontal parity checks. In the nine-track system an additional check called the cyclic redundancy check character is used. Refer to Figures 1-6 and 1-7 for the location of the check characters.

The check characters define to a very high level of confidence that a block that is read is accurate.

### 1.4.3.1 Vertical Parity

Seven-track and nine-track systems use six and eight tracks respectively for recording data. The remaining track is redundant and carries the parity information. When the data is written on tape, a parity generator senses the input data and determines if the number of bits in the byte is odd or even. It outputs a " 1 " or a " 0 " to the redundant track to make the count odd if odd parity is selected, or even if even parity is selected.

On readback a similar circuit can be used to count the number of bits in each byte and determine if the count is odd or even. Depending on which is defined as correct, it signals the error line if the count is wrong. Thus each byte is checked. However, if an even number of bits is dropped the test will not result in an error signal, so an additional check called longitudinal parity is employed.

Odd or even parity may be selected on seven-track recorders. Nine-track recorders are always odd parity.


Figure 1-5. NRZ1 File Marks


Figure 1-6. Data Format - Seven Track


Figure 1-7. Data Format - Nine Track

### 1.4.3.2 Longitudinal Parity

. Iongitudinal redundancy checek character is written at the end of each block. It is separated from the end of each block as shown in Figurel-s. This character is made up on a per-track basis. The number of 1's recorded in a giventrack of a block is counted and a " 1 " is written in the track as the IRCC' if the count was odd, and, therefore, the number of 1 's recorded in each track becomes even for any given block. On readback this is checked and an error is detected if the count is odd in any track. The possibility of not detecting an erroneous block still exists if an even number of bits in a $\underset{\xi}{ } \because$ en track of a block is dropped. However, when this test is combined with the vertical parity test the probability of not detecting an error is reduced.

### 1.4.3.3 CyclicRedundancy Check Character (CRCC)

In the nine-track system another check character must be written. This character is derived with relatively complex logic, the result of which, in combination with the LRCC and vertical parity information, enables a computer to determine in which track a dropout occurred. If the dropout occurred in only one track in the given block, the computer can then nullify that track and generate the information in that track from the data in the remaining tracks, which includes the parity track.

This check character follows the last data byte by four cell positions, as shown in Figure 1-8.

### 1.4.3.4 Codes

The recorder will accept and read back any code set applied (six-bit for seven-track, eight-bit for ninetrack). The only restriction is that the 000000 character in a seven-track system using even parity must not be used. This is a blank position or missing character, and most IBM system will register an error condition if it is found in a block.

Two code sets are shown in Figure 1-9. These are the graphic symbols portion of the codes usedby IBM for nine-track and seven-track systems. They are shown for reference only. Systems may use different code structures when they are programmed for them.

In the seven-track system the 000000 character may be converted to the 001010 character by use of the
"B('1) 0 to 10 " option which is available for most Kennedy recorders. This senses the 000000 character on the datalines in conjunction with a write clock and converts it internally to record the IBM character for the number $0(001010)$.

### 1.4.4 SUMMARY OF FORMAT

A summary of the above factors is shown in Figure 1-fi for seven-track data format and Figure 1-7 for ninetrack data format Record blocks and tape markers are shown in Figure 1-10.

### 1.1.5 REFERENCES

Additional information may be found in the following publications:
a. IBM 2400-Series Magnetic Tape Units Original Equipment Manufacturers' Information, IBM Form 226862-4
b. USA Standard Recorded Magnetic Tape for Information Interchange (800 cpi, NRZ1), Unired States of America Standards Institute, 10 East 40 th Street, New York 10016


Figure 1-8. Check Characters

| COLLATING SEQUENCE | GRAPHICS |  | EXTENDED BINARY CODED DECIMAL INTERCHANGE CODE (EBCDIC) |  |  |  |  |  |  |  | BINARY CODED DECIMAL <br> INTERCHANGE CODE (BCD) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8 Bit | $B C D$ | 0 | 1 | 2 | 3 | 4 | 5 | $\bigcirc$ | 1 | 8 | A | 8 | 4 | 2 | 1 |
| 00 | blank | blank | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 01 |  |  | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 02 | $\stackrel{-}{ }$ | K) | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 03 | 1 | [ | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 04 | + | 5 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 05 | GM | GM | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 06 | 8 | 8 + | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | ! | 0 | 0 | 0 | 0 |
| 07 | 5 | 3 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 08 | - | - | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 09 | 1 | 7 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 10 |  | ; | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| 11 | MC | MC | 0 | T | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 12 | - | - | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 13 | I | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | I | 0 | 0 | 0 | 1 |
| 14 |  |  | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 15 | \% | \% ( | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 16 | WS | WS | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 17 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 18 | SM | SM | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 19 | \% | 6 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 20 | 1 | $1=$ | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 21 | @ | @ ${ }^{1}$ | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 22 | $\nabla$ | : | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 23 | - | $)$ | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 24 | TM | TM | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 25 | \$ | 6 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 26 | A | A | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 27 | B | B | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 28 | C | C | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 29 | D | D | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 30 | E | E | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 31 | F | f | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 32 | G | G | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 33 | H | H | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 34 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 35 | ర̄ | $\overline{0}$ | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 36 | J | J | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 37 | $\bar{\lambda}$ | K | 1 | 1 | 0 | 1 | 0 | 0 | T | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 38 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 39 | M | M | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 40 | N | N | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 41 | O | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 42 | $P$ | P | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 43 | Q | Q | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 44 | R | $R$ | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 45 | RM | RM | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 46 | 5 | 5 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 47 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 48 | U | U | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 49 | V | V | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 50 | W | W | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 51 | $X$ | $X$ | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 52 | $Y$ | Y | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 53 | $\underline{Z}$ | 2 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 54 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 55 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 56 | 2 | 2 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 57 | 3 | 3 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 58 | 4 | 4 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 59 | 5 | 5 | 1 | 1 | 1 | 1 | 0 | i | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 30 | ¢ | 6 | 1 | 1 | 1 | 1 | U | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 61 | 7 | 7 | 1 | 1 | 1 | $\cdots$ | U | 1 | 1 | I | 0 | 0 | 0 | 1 | 1 | 1 |
| 62 | 8 | 8 | 1 | 1 | 1 | 1 | 1 | 0 | i) | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 63 | 7 | 9 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |

Figure 1-9. Typical IBiw Codes


A NINE-TRACK NRZI TAPE MARK IS
A SPECIAL CONTROL BLOCK THAT CONSISTS OF A CHARACTER WITH

1-EITS IN DATA TRACKS 3, 6 .
AND 7. AND AN IDENTICAL LRC
CHARACTER EIGHT BIT SPACES FROM
IT. NO CRC CHARACTER IS WRITTEN.
ALTHOUGH THE TAPE MARK IS PRE-
CEDED BY APPROXIMATELY 3.75
INCHES OF ERASED TAPE, THIS GAP IS NOT A REQUIREMENT.


A SEVEN-TRACK NRZI TAPE MARK
IS A SPECIAL CONTROL BLOCK
THAT CONSISTS OF A C.HARACTER
WITH 1-BITS IN A DATA TRACKS 8.
4. 2, ANC 1. AND AN IDENTICAL LRC CHARACTER FOUR BIT SPACES FROM IT. ALTHOUGH THE TAPE MARK IS PRECEDED BY APPROXIMATELY 3.90 INCHES OF ERASED TAPE, THIS GAP IS NOT A REQUIREMENT.


Figure 1-10. Record Blocks and Tape Marks

## PHASE ENCODED RECORDING

## Introduction

For many years, NRZ1 recording has been used in most computer tape systems. Density has increased from 200 cpi to 556 cpi and 800 cpi in the quest to increase data storage capability of tape and to achieve higher data rates.

With higher densities mechanical tolerances become more and more critical, however, and 800 cpi is probably the practical limit for NRZ1 recording. If
higher densities were to be achieved, a new recording method was required.

Phase encoding was chosen. Its advantages were well known from use of similar systems on drums and specialized tape drives. In computer use, tape density of 1600 epi was selected, and a tape format was established first by IBM and later adopted by ANSI as a proposed American national standard.

Figure 1 shows graphically the effect of density on tape storage capacity as a function of block length.


Figure 1. Comparison of Packing Density, Phase Encoded and NRZ1 Formats

## Phase Encoded Recording

Each of the nine tracks on a PE tape is recorded in such a manner as to allow recovery of a track clock plus the data. This removes the requirement for close skew alignment as in NRZ1 recording, since clocked data can be assembled in a register to remove the effects of skew.

Saturation recording is used. Tape is de erased with a polarity such that the rim end of the tape becomes a north seeking pole. A one bit is defined as a flux reversal to the reference polarity. A zero bit is defined as a flux reversal toward the opposite polarity. A "phase flux reversal" is written at the nominal midpoint between successive ones or successive zeros to establish proper polarity.

Figure 2 shows the resulting pattern of reversals on tape. It will be seen that the recording results in two bit densities being recorded, 1600 flux reversals per inch (frpi) and 3200 frpi. Phase shift of these two frequency components is of the utmost importance for decoding after playback.

Figure 3 is a logic diagram of a write amplifier that generates the required waveforms.

Tape format

For IBM compatibility, tapes must be written in the proper format. This includes conventions on gaplengths and special marks on tape. These have been chosen to ensure compatibility with nine-track 800 epi NRZ1 on the same transport but with different electronics.

## PE: Format Requirement

a. Identification burst. A burst of recording in track 4(Pehannel) only starting a minimum of 1.7 inches before the load print marker and extending past load point, but ending at least 0.5 inch before the first data block. Used to identify PE tapes.
b. Initial gap. A gap of at least 3 inches between the load point marker and the beginning of the first data block.
c. Preamble. A burst of 40 zero characters in each track followed by a character containing ones in each track.
d. Data. Nine tracks, channel assignments same as 800 cpi.


Figure 2. Phase Encoded Waveforms


Figure 3. Write Amplifier Logic
e. Postamble. An all ones character followed by 40 all zero characters.
f. Interrecord gap. A gap 0.6 inch long nominal ( 0.5 inch minimum, 25 feet maximum) erased in the reference direction.
g. Tape marks. Tape marks are special control blocks used to identify portions of the tape. As opposed to NRZ1 format which has only one tape mark, there are eight possible marks in PE format. Tape mark blocks may be from 64 to 256 characters in length and are recorded in the format shown in Table 1.

## Reflective Strips

Load point and end-of-tape reflective strips are attached to the tape in the same positions and with the same meaning as in NRZ1 recording.

## Check Characters

All PE tapes are written with odd vertical parity. There are no LRC or CRC characters in the PEsystem. They are not needed since the location of the track in error can be easily detected through the coding system.

## Reading Phase Encoded Tapes

Reading methods fo $r$ fftapes differ, naturally, from NRZ1 methods. Howing is a general discussion of means employed to extract recorded information. More specific circuit descriptions will be found in instruction manuals for Kennedy company PE units.

Amplified head signal waveforms are shown in Figure $t$ for a typical data block. Preamble and pestamble are easily identified at the begrinning and end of the block. Purpose of the preamble is to allow synchronization with the signal by a phase-locked oscillator before data begins. It is written at 3200 frpi (all zeros).

Because of tape and head response limitations, the high frequency components are of lower amplitude than the low frequency components.

Ifflerentiation of the amplified signal is performed in read electronies. Signal is then crossover detected, and digitized. A new signal envelope detector is used to detect "dropouts" in order to precisely determine defective parts of tape. L'p to three characters may be lost at the beginning of the block and some noise can be seen at the end of the block (after the last zero) for up to two characters time.

Two conditions should be met before signals are recognizedas valid data: (a) Signals must bepresent in all tracks; (b) a number of zeros (approximately 25) must be followed by an all ones character preamble detected).

Once detected, the preamble combination of all ones must be treated as a valid character. All zeros is not a valid character unless the single track dropout line is active.

One phase-locked oscillator and associated electronies is recommended for better tolerance to tape deck


## Table 1. Tape Mark Combinations


110.0059

Figure 4. Read Signal
speed variation and write data timing. Two detectors, a one detector and a zero detector, are used to develop data. If, in the required time, neither detector has an output, a single track dropout is signaled and data correction ensues.

Each read channel has three output lines: one, zero, clock. These three lines are fed to a four-stage
shift register controlled by an up-down counter. Upon entering the shift register, the 1 or 0 bit is shifted to the right to occupy the last open shift register cell. As data characters are read out, the shift register contents are shifted to the right. This allows up to four characters of skew. An error is posted if the skew register overflows.

Since single track dropouts are detected on a per bit basis and since the track in error is known, the character in the SR output stage can be corrected. This is done by reconstructing the missing bit by placing the remaining bits in a parity generator and adjusting the missing bit so that odd parity is achieved. If more than one track drops out, a multiple track error condition is flagged. In this case correction is not possible.

It can be seen from the preceding discussion that some complexity is required in the PE read electronics. If possible, it is desirable to share read electronics among several tape units as in Kennedy System 9000. If a customer wishes to build his own PE electronics, licenses are avallable to use Kennedy Company designs, thereby saving a considerable amount of engineering time.

## SUMMARY OP BAFIXTY PRBCAUTON:

## Power Conmeotionas:

## CAUITOM

Before connecting the unit to the power source, make certain the line voltage is correct (either 115 vac or 230 vac) and that the Froper fuses have been installed Proper fuse ratings are indicated on the rear of the unit.

## Tromernereothys

## CAOITOY

Tum power off before removing or inatalling PC boarde.

## BECOMMENDED TOOTE/TI.OT EQUPMENT

In addition to normal electronic tools and test gear (an osellloecope, voltohmmeter, ete.), the following Items should be avallable for service and repair.

Vacuum test box, Kennedy PN 154-0041-001
Spanner wrench, Kennedy PN 154-0042-001
Set of nut drivers or open end wrenches, Phillips and standard screwdrivers
Capstan puller, Kennedy PN 154-0043-001
Skewmaster tape, Kennedy PN 154-0036-001.
Card extender, Kennedy PN 190-2224-001
Maintenance kit, Kennedy PN 190-2324-001, containing:
Head cleaner
Hex socket keys - 7/64, 5/32, 1/8, 3/32
Lint-free swabs
Reflective marker strips
Magnasee visualizing solution
Loctite grade H

Optional maintenance tools: Extension hose set, Kennedy PN 154-0044-001 Blower extension cord, Kennedy PN 154-0045-001


SERVICE


## CUSTOMER ENGINEERING

## PRIDIUEI SEFRUIEF RDIIEE

DATE: 10/27/83

PSN to 729 - 0249-A

Kennedy Model 9100 Operation and Maintenance Manual

REASON FOR CHANGE:
This PSN describes precautions to be taken when making read skew adjustments on Kennedy Model 9100 Tape Drives. The precautions have been necessitated by the fact that the normal adjustment procedure can result in a misleading indication of proper head alignment.

INSTRUCTIONS:

Please insert the following pages in the rear of the Maintenance Manual for the Kennedy Model 9100 Tape Drive (Wang part no. 729-0249-A).

This page is to be used as a permanent record of revisions; place it directly following the title page.


#### Abstract

When making a read skew adjustment on the Kennedy Model 9100 tape drive (see section 4.20 in the Model 9100 Operation and Maintenance Manual) it has been a common practice to check the read head skew by observing channels 4 and 5 at the Read Preamplifier test points with an oscilloscope while running the skewmaster tape. If head misalignment is bad enough, channels 4 and 5 may appear to be in phase when, in fact, they are 360 degrees out of phasc. This condition is illustrated in Figure l. Therefore, since checking only channels 4 and 5 can give misleading results, be sure to check all channels for proper waveform alignment.

It has been discovered in a number of cases that forcing the skew adjusting screw has resulted in the threads on this screw being stripped. Therefore, it is strongly recommended that the head mounting screw be slightly loosened before attempting head alignment. The tape head cover must be removed in order to access the head mounting screw. Care must then be exercised to watch that retightening the head screw after the adjustment does not throw the alignment off. Slight adjustments of the skew adjusting screw may be necessary while the head screw is being tightened.


## WARNING

The skewmaster tape can be ruined by improper use. Please observe the following:

1) Never stop the tape at any other point than BOT or EOT.
2) Never Fast Forward or Fast Rewind. (Use the test panel to RUN FWD or RUN REV).


Figure 1 Read Skew Adjustment Precaution

## PR <br> 

SERTICE


## CUSTOMER ENGINEERING

# PNIDIUEI SERUILE חITILE 

DATE: 11/08/83

PSN to 729 - 0249-A

Kennedy Model 9100 Operation and Maintenance Manual

## REASON FOR CHANGE:

This PSN outlines a procedure which may be used for analyzing permanent read errors on multi-tape systems which employ Kennedy Model 9100 tape drives. It is to be used in conjunction with the Operation and Maintenance Manual for the Kennedy Model 9100.

## INS TRUCTIONS:

Please insert the following pages in the rear of the Maintenance Manual for the Kennedy Model 9100 Tape Drive (Wang part no. 729-0249-A).

This page is to be used as a permanent record of revisions; place it directly following the title page.

Troubleshooting permanent read errors on multi-tape systems must be performed with a logical and systematic approach, if success is to be achieved. The following information outlines a procedure which may be used to analyze permanent read errors. It is to be used in conjunction with the Operation and Maintenance Manual for the Kennedy Model 9100 tape drive.

Customer cooperation is important when


Fven if you cannot recreate the reported error, lng all available data for future reference. Include the following in the log:

1. Address of the unit on which the tape was written.
2. Address of the unit on which the tape failed to read.
3. Tape reel number.
4. Workstation messages defining failure.
5. Error log output for the interval involved.

In addition, ensure that proper error recovery (User Error Exit) programming is used, mode solection is correct, and the tape cleaner blade is not worn out or improperly adjusted. Notify the customer of heavy oxide accumulation on the blade, worn tape, external sources of contamination or any other factor detracting from tape reliability. Initiate corrective action with the customer.


```
Developing Tape is a valuable aid in
analyzing such permanent read errors. Use
extreme care when developing damaged tape.
Further damage will make analysis of the
original read error extremely difficult.
Magnasee and Visimag are brand names of two
developers. WLI 非 for ordering developer is 660-0232.
Use cellulose (scotch) tape to transfer the
developed record to white paper or to a piece
of clear plastic for viewing in a microfiche
viewer. Because of the viewer's magnification,
measurements taken from the viewer must be
corrected. For example, if the viewer had a
magnificatin of 30X, the measurements taken
from the viewer must be divided by 30. For
instance, a 0.8 inch (15.2mm) IBG would occupy
l8}\mathrm{ inches on the viewer. A 40 character PE
zeros burst occupies 0.75 inches (19mm).
```



If the read failure occurs on only one tape unit, there may be a tape problem on that unit. If only two tape units are checked, the tape unit that does not fail to read the tape could be the one that wrote it. Try other tape units, if available, to confirm your diagnosis.

If more than one tape unit fails while reading a tape, a bad record is probably present. If the tape reads properly only on the unit that wrote the tape, check that unit for proper mechanical skew and ensure that the Read Preamplifiers are adjusted correctly.

Retain the failing tape until you have identified the problem. Some conditions that could cause a single tape unit to fail to read a given tape are:

1. Incorrect Read Preamplifier adjustment.
2. Dirty, trenched or defective read-write head.
3. Faulty capstan motor.
4. Poor tape tracking.
5. Excessive mechanical skew.
6. Defective read electronic circuits.
7. Incorrect power supply voltages or ripple.
8. Electrical resistance to frame ground (should pass ESD test).


Tape damage at the point of a permanent read error is not necessarily the sole cause of the error. Although the block could have been written over previously damaged tape, correct machine operations and micro-program in the formatter should have prevented this.

Analyze the damaged area and its relationship to the adjacent blocks by developing the tape. Try to identify patterns by analyzing several permanent errors. When developing the tape, look for:

Short Gap. A slightly shortened gap within one block of the damaged spot could indicate that a write error was properly detected but no Erase Record Gap (ERG) was performed. When a hard write error is detected, the formatter should backspace one record, then erase 3.75 inches of tape and try again. If backward creep occurred during several attempts to write the same block, the damage could move outside the block and eliminate the writer error. The previous Inter Block Gap (IBG) may now be so short that the block cannot be read, or part of the preceding block may have been erased.

Tape Damage in Erased Gap Area. If a write error was detected and the tape was properly erased over the damage, check the ability of the read routine to handle the noise block.

Tape Damage at End of Block (Block appears to be too short). A write error was detected but complete dropout due to tape damage prematurely stopped the backspace operation. An erased gap follows the remaining partial block. Contaminated Read-Write heads may aggravate the condition.

Tape Damage in Beginning Zeros Burst (PE Only). An undetected write error caused a permanent read error. This usually occurs where a rewrite in place causes the block to creep forward until the damage is in the very beginning of the block. This may prevent detection of the write error.

Tape Damage in Middle of Data. Check the tape formater's ability to detect write errors.

Tape damage consists of small spot or oxide void in one or more tracks or a creasing of the tape. The defect may have occurred after tape was written. The tape formatter should be able to correct for a void within a single track during a read operation.

All the problems listed under Damaged Tape Errors can be reduced by convincing the customer to dispose of bad tapes. Well adjusted tape units complemented by good tapes should run with few permanent read errors even on damaged tape. Throughput may be greatly reduced due to retrys, but failures should be soft.

Since permanent read errors also result from damage after the tape is writton, emphasize careful tape handling.

## Analysis of IBG in Developed Tape

1. A short $I B G$ can be due to tape slippage at the capstan, or a problem in the $I B G$ generation circuit.
2. Information or noise written in the IBG. Several causes are:
a. Erase head polarity is reversed. An incorrectly wired erase head can cause a single all-bit "splash" in the IBG.
b. The tape is written on another manufacturer's system. If tape causing errors was written on a non-Wang system, verify read preamplifier settings and skew adjustments.
c. An open erase head. If the erase head is open, the tape will be erased in longitudinal stripes, with a hazy area between the write head tracks.
3. When viewing a tape block on the microfiche viewer, extreme cases of bit packing due to velocity variations while writing may be seen.
4. If $P E$, examine the zeros bursts (the grey high frequency area at both ends of the block) and the ones marker (the first straight dark line through all tracks). The beginning and ending burst should be the same length. Partial blocks can be caused by failing IBG detection circuits.


Use an IPLable assembler program to scope permanent read errors.
a. Locate the failing block with the program.
b. Set the program up to space backward and then read the failing block repetitively.

NOTE
Detailed observation of a PE block is difficult due to normal distortion of the $P E$ signal and the high amount of skew the PE detection circuits can tolerate. Examine several tracks at a comparable point, looking for noticeable differences in levels and waveforms. A record containing excessive phase shift is usually indicated by VCO checks. Check the tape unit that wrote the tape for a possible defective write amplifier.

The purpose of scoping a permanent read error is to locate the failure within the block and determine the cause. If you cannot determine the cause of the permanent read error, save the tape and any information you have gathered for use by your district or area technical specialist. A permanent read error can cost the customer considerable reconstruction and rerun time, especially if the tape was written a month or more prior to the time of reading it. There should be NO undefined permanent read errors.

# SECTION VI WIRING AND SCHEMATIC DIAGRAMS 

## SECTION VI

## WIRINO AND SCHEMATIC DIAORAMS

This section contains the wiring diagrams, schematic diagrams, and circuit descriptions for the individual circuit cards used in the transport. The schematics are arranged by functional group as shown below.

Electronics symbols used in the drawings conform to MIL-STD-15. Abbreviations conform to MIL-STD-12 unless otherwise specified. Logic diagrams conform to MIL-STD-806C.

Model 9100 Wiring Diagram
Model 9100 Power Supply
Type 5664 Masterboard

Type 3842 Interface Control
Model 9100 Tape Motion Controls (includes
Type 5665 Main Control Panel
Type 3843 Pushbutton Control
Type 5655 Test Panel Switch)
Type 3841 Control Terminator
Type 6667 Sequence Control
Type 5733 Ramp Generator
Type 5719 Sensor Amplifier/Driver
Type 5655 Test Panel Switch (includes
Type 3864 LED Panel
Type 4568 Cycler
Type 4865 Test Panel)
Type 4013 Connector Board

Servu
$\left\{\begin{array}{l}\text { Type } 6666 \text { Servo Preamplifier } \\ \text { Type } 5670 \text { Braking Board } \\ \text { Type } 5672 \text { Resistor Board }\end{array}\right.$

Type 3935 Read Preamplifier (45 ips models) Type 5728 Read Preamplifier ( 75 ips models) Type 4385 Quad Read Amplifier Type 6385 Quad Read Amplifier Type 4365 Dual Density Control Type 5771 Delay Timing (7 track models) Type 4367 Dual Density P Channel/Clipping Control Type 6367 Dual Density P Channel/Clipping Control

Dual Density Write Section
Type 4366A/4368A Write Amplifiers (45 ips models) Type 5366/5368 Write Amplifiers (75 ips models) Type 3860 Data Terminator


## NOTAS TO SCHIMATIC SICTION

Certain conventions have been observed in preparing schematics for this manual:

1. Reslator values are given in ohms. If wattage is unspecifled the resistor may be elther $1 /$ tor 1/2 watt.
2. Capaeitor values may be given in picofarads or microfarads. Those values for which neither designation is provided are assumed to be obvious from circuit function. Filter capacitors on certain supply lines do not have logic significance. in general, they are not shown on schematics. On PC board silksereens they are desIgnated as CF.
3. Normally, IC power connections are on pins 14 $(+5 v)$ and 7 (ground) for 14 pin packages, and 1 ; $(+5 \mathrm{v}$ ) and 8 (ground) for 16 pin packages. Some ICs - 7476, 7492, 7493 for example - have power connections on pin $5(+5 v)$ and pin 10 (ground). Operational amplifiers in the $y$ pin package have power connections on pin $+(-V(c)$ and pin 7 $(+\mathrm{Vcc})$. Power connections are not shown unless they are nonstandard.
4. Where multiple inputs are tled together only une pin may be designated on the schematic.
5. Linused Inputs that are tied high are not normally indicated unless the connection has logite significance.
6. From and to designations are intended to describe inputs and outputs only. The same signal may be connected to several other points not shown on a particular drawing.
7. Abbreviations used in from and to designations are as follows:

| Cl | Control Interface |
| :--- | :--- |
| PBC | Rushbutton Control |
| RG | Ramp Generator |
| SA | Sensor Amplifier I)river |
| DT | Delay Timing |
| RA/CL | Read Amplifier/Clipping Level |
| RA | Quad Read Amplifier |
| WA1 | Four Channel Write Amplifier |
| WA2 | Five Channel Write Amplifier |

4. Positive logic is shown for all internal connections. Interface connections are zero true but the bar is omitted.
5. Integrated circult symbols contain a circuit designntor that corresponds to the number sllksereened onte the dreult module abovean underlined number representing the IC type.

The IC type number is abbreviated and omits the portions of the manufacturer's type number pertaining to case and vendor identification. Further, since the INI, 7400 series makes up most of the circuitry, the $7+1$ is omitted on these. Thus n 00 designation indientes a 7400 quad two Input NANI) pate. 'I.I.'s complete part number is sin7toon. In multifunctional units in close proximity to enchother the twpe designation may be omitted. The type designation may appear outside the symbel if the symbol is too small.

Milltary Standard rofic is the base for lugic symbols. Additional conventions are shown below.

10. Semiconductor types on schematies mav be replaced by their functional equivalents. If not indleated, diodes are $1 N 014$, ND transistors are 2 N271t, and l'ND transistors are M1Ssi517.
11. I'nless otherwise speecified, light emitting diodes are FLl'102 or equivalent.
12. Module connector pins are shown as

where no further connection is shown on the schematic, and as

## 22

when there is a connection shown.
13. Where an input is represented by an arrow instead of a complete line, the Input source is designated. Where outputs are so shown their destinations may not be shown.
14. Some schematics of modules Include certain external elements which aid in understanding the
clrcult function. In this case all the connections to the element may not be shown in the intereat of clarity.
15.

designates a test polint provided on the module. Letters proceed from top to bottom of card with the pround test point, if present, as the bottommost terminal.
10. Socket terminals are designated with numbers for component side connections and letters for circuit side connections when a double sided socket is used. These are the designations on the socket. When a single sided socket is provided, all connections ale designated by letters regardless of which side of the board they lle on the etch. Letters follow the 22 pin alphabet, ABCIDEFHJiLMNPIRSTUWXIZ; numbers are 1 through 22.

## MODEL 9100 POWER SUPPLY

## CIRCUIT DISCRIPTION

Besides providing the regulated and unregulated voltages required to operate the tape transport electronics, the power supply contalns several switches and relays required for controlling the sequence of operation. Separate low voltage and high voltage power transformers are used. All regulated voltages are derived from the low power transformer. Output from the high voltage transformer is supplied to the reel servos and capstan servos.

## SEQUENCE OF OPERATION

When the power switch pushbutton on the front panel is pressed, plus und minus 18 vdc from transformer T1's full wave bridge actuates relay K4, switching ac to solid state switches SS1 and SS2. However, no ac can reach the vacuum blower motor untll relays K5 and K6 are actuated to make the switch Triacs conductive. This happens when the LOADpushbutton is pressed. SS1 will now provide power to the vacuum blower motor, while SS2 supplies ac to the high voitage transformer, T2.

## HIGH SPEED RELAY K

During fast forward or rewind modes, plus and minus 32 vde is required to run the reel motors for 200 ips high speed operation. To develop this voltage, high speed relay K 8 is closed by amplified output from the capstan tachometer whenever motor speed exceeds 130 lps . (See high speed relay output signal on the Servo System schematic. 1

Plus 8 vde and minus $x$ vede is now appled to the secondary center taps of the high voltage transformer. This transformere's output voltage now incereases from plus and minus 24 vde to plus and minus 32 volde for high speed operation.

## SFRK'O ENABLE RFLAY K1

Connected in parallel with power switch SW1, this relay remains closed for some time after power is shut off. This permits the sequence control to finish the command sequence required for shutting down the tape transport.

## TYPE 4352 POWER SLPPLY REGULATOR

This circuit develops $+10 \mathrm{vde},-10 \mathrm{vde}$, and +5 vde regulated voltage from the $+18 \mathrm{vdc},-18 \mathrm{vdc}$, and +8 vde unregulated voltages developed by transformer Tl's two full wave bridges.

## +10 VOLT REGULATOR

Pass transistor Q3 is fed from +18 y and its base is driven by a monolithic regulator IC2. Voltage output is determined by R8 and R9. Q7 and Q4 control power supply tracking when powering down. As +18 v drops owing to discharge of C 1, Q8 cuts off at approximately 13 volts on the $+18 v$ line. When this happens Q7 is turned on shorting out R9 and dropping the regulator reference voltage to zero. The +10 v output is cut off and drops to zero. Since +10 v is the reference for $-10 \mathrm{v},-10 \mathrm{v}$ also drops to zero. This action occurs before the $+5 v$ supply has dropped suffictently to cause indeterminate logic states; turn-off transient motions are prevented.

## - 10 VOLT REGULATOR

The -10 v supply is regulated by pass transistor $Q 4$ driven by Q6. Its reference is +10 v as determined by R13, R14. In this way the two regulated voltages are made to track each other.

## +5 VOLT REGULATOR

An integrated circuit regulator IC1 controls $+5 v$ output in conjunction with pass transistor Q1 and driver Q2. Output voltage is set by R4, R25. The internal circuitry of IC1, IC2 consists of a differential amplifler with built-in zener reference, together with facllities for short circuit protection. (22 assures that sufficient base drive is avallable for Q1.

## SHORT CHRCCTT PROTECTINN

Drop-through series resistors, for example R10 in the-10v supply, provide short circuit protection. If the drop across R10 exceeds approximately 0.6 j , ( 2.5 is turned on, connecting Qt base to emitter and cutting off ( 2.4 . This corresponds to approximately 1.5amperes under short circuit conditions. Similar crecuits are provided in IC'1 and IC'2.

## TYPI 3842 INTPRPACI CONTROL

## CIRCUIT DISCRIPTION

This module contains a set of recelvers for the interface control commands:

```
SYNCHRONOUS FORWARD SFC
SYNChRONOUS REVERSE SRC
OVERWRITE OVW
REWIND RWC
SELECT SLT
SET WRITE BTATUS SWS
OFF LINE OFFC
```

It also contains drivers that return the recorder status outputs to the interface:

```
ON LINE ONL
REWINDING RWDG
FILE PROTECT FPT
LOAD POINT LP
WRITE ENABLE WEN
READY RDY
END OF TAPE EOT
TAPE RUNNING TNG
```

Certain controls and delays are also provided to ensure proper tape motion and transport operation.

## TAPE MOTION CONTROLS

The motion control commands from the interface, SFC and SRC, are translated on this card into the internal motion commands of the transport - RUN NORMAL $\overline{R N N}$, FORWARD FWD, and REVERSE KVS. These internal motion commands are supplied to the Pushbutton Control module, where they are combined with commands supplied from the transport pushbuttons and internal interlocks to generate the commands that initiate actual tape motion on the Ramp Generator module.

On this module SFC and SRC are supplied to an interlocking network that ensures that the tape comes to a stop before its direction of motion is reversed. The interlocking network includes flip-flop IC1-3, edge circuits IC2-6 and IC2-8, NAND gate IC.3-6, and Interlocking flip-flop IC3-10. Whenever flip-flop IC1 changes states due to a change in the direction of motion, for example from a reverse command SRC to a forward commandSFC, its output generates a pulse through the edge circuits consisting of inverters IC2 and the associated capacitors. The pulse is gated through IC3-6 to the set input of interlocking
flip-flop IC3-10. The flip-flop can be set only if TAPE RUNNING TNG is true, indicating that the tape is still moving. In this case TNG low at input pin W is inverted by IC18-12 and supplies a high input to the clear of IC3. The flip-flop can then be set by the pulse on its set input, its 0 output going low. The 0 output of IC3 then Inhibits the RI'N NORMAL gate IC15 at pin 2, setting RUN NORMAL RNN false. After the tape has ramped down to a stop, TAPE RUNNING TNG goes false, clearing interlocking flip-flop IC3, whose output then enables the RUN NORMAL gate. RUN NORMAL $\overline{\text { RNN }}$ then goes true If the following conditions are satisfied: SELECT SLT1 is true, indicating that the transport is on line and selected by the interface; BUSY $\overline{B S Y}$ is false, indicating the transport is not rewinding or searching for load point; and SRC command is not given at load point. (This would activate NAND gate IC15-8 and would disable the RUN NORMAL gate at IC15-1.) If the above conditions are satisfied, RUN NORMAL $\overline{\mathrm{RNN}}$ goes true at output pin V , and is supplied to the Pushbutton Control module where it initiates tape motion at the normal running speed. The direction of motion is determined by the state of flip-flop IC1. If a forward command SFC has been glven, the flip-tlop is set and its 1 -output enables NAND gate IC14-8, provided that SLT1 is true and BSY is false. This generates FORWARD FWD true at output pin U. If a reverse command SRC has been given, flip-flop IC1 is cleared and enables NAND gate IC14-6, generating REVERSE RVS true, providing SLTT is true, $\overline{B S Y}$ is false, and LOAD POINT L.P is false. No Interface reverse command is acknowledged by the transport when the load point is detected.

## WRITE SELECT

During a write operation the interface supplies SET WRITE STATUS SWS true at pin $k$; SWS is Inverted by IC9-4 and is supplied to the 1) input of flip-flop IC7. The fllp-flop is togrled provided that the transport is selected and on lint, after NOR gate lC1-11 is activated by a synchronous motion command. This would activate NAND gate IC1-8 and trigger one-shot IC $4-1$, generating a $2 \mu \mathrm{sec}$ pulse. On the trailing edge of the pulse the $\bar{Q}$ output of the one-shot toggles 1C7-3, the ( 2 output of the flip-flop going high and activating NAND gate [C10-11, generating WRITE SELECT WSEL true at output pin H. During an overwrite operation OVFRWIRITE; (OVW true is inverted by IC18-8 and sets the 1) input of flip-flop IC7-12
high. On the tralling edge of the pulse generated by one-shot IC4-4 the flip-flop its set and enables NAND gate 1C8-12. One-shot IC -4 also direct-sets flipflop IC11, whose $Q$ output enables the overwrite gate at IC $8-9$. If write status is true, the gate is enabled at 1C8-13 and it is kept actlvated as long as a synchronous motion command is activating NAND gate 1C1-8. IC8-8 then goes low and supplies WSEL for the duration of the motion command only. When a WRITE AMPLIFIER RESET pulse is given at pin $P$, it toggles flip-flop IC11 to the cleared state and disables the overwrite gate.

## HEWIND FLIP-FLOP

When a REWIND COMMAND RWC is given by the Interface, it sets the rewind flip-flop IC5-3, provided that the transport is selected, on line, and not at load point. The 1-output of the flip-flop then goes high, generating REWINDING RWDG true to the Interface, and a rewind command RWC1 through an edge circuit consisting of inverter IC6-6, NAND gate IC6-8, and capacitor C5. RWCI is supplied to the Pushbutton Control module. The flip-flop is cleared when the tape recirns to and stops at load point, or when BROKEN TAPE BKN is detected.

## END OF TAPE

An end of tape Indication is set when the EOT marker is encountered in forward direction and remains set
until the marker is passed in the reverse direction.

A true FO'l signal at pin $Z$ If machine status is $\overline{\text { RWIG (IC10-5,8) and RVS (IC14-6) causes IC11 to }}$ be preset by IC19-8. An EOT status is then signaled at the interface by 1C16-3.

L'pon passing the EOT marker in the reverse direction IC13-3 is high and the FOT signal clocks IC11 clear on the tralling edge of the FOT slgnal dropping the FOT signal at the interface. IC11 is preset to the clear state by BKN algnal at pin X.

OUTPUT STATUS

Most status gates on this module are presonditioned by SELECT and ON LINE being true; consequently, the transport returns status indications only when it is selected and on line. The READY status is generated when BUSY $\overline{B S Y}$ supplied from the Pushbutton Control module is false and the transport is not rewinding. The LOAD POINT output is also preconditioned by the rewinding status being false. The only status gate not preconditioned is the rewind via the REWIND pushbutton. If the pushbutton is used to rewind, that status is made avallable to the interface without being selected and on line.

## TYPE 4842 INTERFACE PC BOARD CIRCUIT DISCRIPTION

Thas board contains recelvers and gating circuits for developing tape transport communds from incoming controller commands. It also contains line drivers fo" outputting tape transport status commands to the controller. In addition, type [) flip-flop IC10 outputs EBDIS/, the Erase Bar Disable signal required during tape editing.

## Tape Motion Control Cireuitty

SFC, SRC, FAST tape motion commands from the controller are translated into Internal tape transport motion commands RNN/, RNF; and RVS/ by quad $2 \times 1$ multiplexer 1 Cl 5 . These internal commands are supplied to the Pushbutton Control inodule where they are combined with commands from the trensport pushbuttons and the internal interlocks to develop the actual tape motion commands issued to the transport's Ramp (ienerator PC board.

SRC, SFC and FAST are supplied to an interlocking network on this PC board to insure that lape motion ceases prior to accepting a new direction command. The interlock network consists of a high frequency sampling oseillator (IC11 and related components), and a directional interlock flip-flop (IC14 and related components) to seleet and generate the appropriate RUN NORMAL. KUN FAST and REVERSE signals required by the transport. The oseillator monitors the state of TN(i/ (Turning) signal. This signal disables oseillator output when the capstan is turning and emables osecillator output when tape and capstan motion ceases.

Table I indientes the controller inputs and interface board outputs required to initiate a given lape motion.

To generate RNN true for forward tape motion, SPC (Symehomous forward (ommand) from the controller must be true. This is supplied to the 1 imput of interlock flip-flop lC'14 and pin 3 of multiplexer ICls. dfer copstan motion censes. TN(i, goes false. rmabling the high frequeney oseillator at ICl1. pin 3 (0) cloch out Q high at IC14-5. This is applied to multiphexer $10 \times 15-1$ to select its 13 mputs. Since Ste
high is applied to the 13 input of the multiplexer, the output at IC15-4 goes high. This is inverted low at Inverter IC18-11 to produce RNN/ (Run Normal) true at pin $V$.

Should the Symehronous Reverse Command (SR() be issued to the transport, it will not be able to produce a RVS/ transport command untll capstan rotation ceases. SRC true is gated with LP/ false to enable 1C.6-6. IC日-8 high is applied to inputs 1 A and 2 A of the multiplexer. After tupe motion stops, TNG/ fulse enables the sampling oselliator, clocking the Q output of 1C15-5 low, sinee SFC would now be low false after inversion at IC:14. IC15-1 of the multiplexer goes low, selecting the A multiplexer inputs. IC15-4 again goes high to issue $\mathrm{KNN} /$ true at pin $V$ IC15-7 also goes high and is inverted low at lC1ti-3 to produce RVS/ truc.

Fast forward tape motion does not require a stopped tape, if a direction change is not required since the requisite. RNN true is routed back to pin 11 of the multiplaser IC and output whenever the A inputs are selected by IC14-5 low. IC15-9 goes high at this point, making NAND gate IC16-10 high. FAST true from the interfare will enable IC1日, which outputs RNF/ true at pin U. RNN/ at pin $V$ will also be true as required by the ramp generator for fast forward lape motion. When the End of Tape mark is reached, EOT\%, conneeted to pin 10 of the multiplexer, will go low true, chusing lC15-9 to go low to disable a run fast operation (now being interpreted as normal run).

Fast reverse lape operation Is initiated by generating RNN/ truc, RNF/ true and RVS/ true. Thus, the controller must issue SRC true and FAST true. After cupstan rotation ceases and TN(i/goes false, Q low is clocked out of $1(\times 14-5$, selecting the $B$ multiplexer inputs. Then RNN/. RNF/ and RVS/ at pins V,U and T aill go low true.
'Tape motion will be disabled whenever BSY' true or SLT/ false signals ure issued. This would disable NANI) gate le $3-6$, resulting in a high fatse STROBE: signal at l(`5-15, which dismbles all multiplexer outputs.

| Tupe Mode | Controller Command |
| :---: | :---: |
| forward | stretrue |
| Reverse | SRI'true |
| lant forward | strente rast true |
| Hast Reverser |  |

```
Interface P(`HOutput
RNN/rume
RNN/true + RVS/true
RNN/true , RNF/true
RNN/true ' RNI/truc + RLS/true
```


## Write Select

Control of the write amplifier is performed by SWS (Set Write Status), oVW (Overwrite) and internally generated WARSI (Write After Read Strobe) sigmals which generate WSEL./ (Write Select) and EBDIS/ (Erase Bar Disable). WSEL/ and EBDIS/ are output to 'he sensor amplifier and pushbutton control cards.

A sampling scheme is employed to permit the interface to issue tape motion and WSEL commands slmultaneously. RNN/ true and RNN true are delayed 16 and 8 usec respectively by RC networks R8/C1 and R9/C2 prior to being applied to Schmitt trigger NAND gate IC13. As a result, IC13-8 outputs an approximate 8 usec low clockpulse to the sampling flip-flops and the preset of IC8. Thus the write commands are sampled 15 to 20 usec after the leading edges of the tape motion commands, allowing the controller to output tape motion and write amplifier commands simultaneously.
Set Write Status (SWS) true is loaded into the D input at IC10-12 from 15 to 20 usec after RNN goes true. SWS high true and EBDIS high false are applied to AND/OR inverter IC9 at pins 9,10 and 11, producing WSEL/ true at lC9-8. OVW will be false during a normal write operation.

Note that WSEL./ is not reset on termination of a motion command; instead it is only sampled at the beginning of a motlon command. This avoids potential glitehes from being written while writing consecutive blocks, since the write amplifier is not being constantly turned on and off during this operation.

## Overwrite

Overwriting or editing is performed by backspacing over the block to be rewritten to determine its exact length then presenting OVW true and SWS true concurrent with the beginnlag of a run command. This sets the $Q$ outputs at IC10-9 low false and ICIO5 true. Reset lifp-flop I(`8-9 is also set high true. ANIIOR inverter 9 is enabled, outputting WSEL./ true for the duration of the overwrite operation. Note that Erase Bar Disable (EBDIS/) true is output to the sensor amplifier from pin 18 during an overwrite operation which disubles (turns off) the upstream ernce tur.

After a block in written in NRZI format, WARS goes true at the werite amplifier to produce an I.Re charatere then $\operatorname{IA}$ IRSI true is issued to the interface toggling, $\operatorname{lx} 8-9$ finke to dimable Write Seleet and turn off the wille current belore writing call continue mint the next data block.

## Kewind and Unlond

The rewind statur flip flop is "SR flip-flop $11 `$ ind related circuitry. A Rewind (command (RW(') is arerepted whenever the tape is not at fond point (t.p
 signal to be output to the interlace through driver

output from Schmitt trigger NANI) gate lCl1-11. RWe: is output to the Pushbutton Control PC: board to set the REWIND flip flop. The pushbutton control card then issues a RWDCil true level which is applled to I( $7-10$ to keep the rewind status flip-flop "et.

When the tape rewinds to loudpoint (1,p true) and capstan motion ceases ('TN(i/ true), or a broken tape is detected ( BKN true), the rewind status fllp-flop is cleared. 1C7-11.12 goes high, which is applled to AND gate IC6-12. If the unit is selected, online, and not busy, IC6 and IC13 will be emabled to return a RDY true status signal to inform the interince that the transport is ready for the next data and/or tape motion command.

During an unload operation, the tape is slowly rewound off the takeup reel. To necomplish this, UNLID/ true is issued from the controller. UNLD/ true is inverted high at ICd-12; then gated witio SL'T' SLTT and ONL, or just UNLI)/ itself. (This is determined by the strapping of $\mathrm{STl}^{\prime} / \mathrm{ST}^{\prime} 2:$ See table on sehematie.) The high output at IC:6-8 is inverted low by IC4, then used to set unload flip-flop IC8 at pin 4. IC8-5 high is gated at IC11 with IC7-11,12 high, which indicates the transport is not rewinding. IC116 outputs UNLOAD/ true for vacuum column $9100 / 9300$ transports. Strup ST5 is connected on interface PC boards used in 9100/9300 transports to output UNLOAD/ true to the Sequence Control PC: bourd through pin 7.
With strap STJ installed, RVS and RNN/ true signals are output to the Pushbutton Control PC board on $9000 / 9700$ transport through pins $V$ and T. A BKN true status signal will elear both the rewind status and unload flip-flops, when the tape completely unlonds.
Dioden ( $\mathrm{R} 3 / \mathrm{CR} 4$ at pins 10 and 12 chuse UNLD)/ true from the interface to initiate a rewind operation if the tape was not already at load point. The tape drive will also be taken offline (OFF( true). RC network R21/C7 delays SITT and ONL true signals 4 to 6 usec to insure correct timing during this combination unload-rewind-of fline operation.

## EOT Flip-Flop

1014 is the EOT flip-flop which outputs EO'l high true status signal to the Pushbution Control PC' board whenever the EOT tah has been detected. E:O'T true also is gated with Slif and ONI. true at IC:1, then returned to the interface via pin 4 as E:OT. BOT low false trailing edge frum the Sensor Amplifier cemes IC $1+$ by elocking the flip-flop if and only if $n$ reverse motion command is imitated. (EOT is delayed by R10(c3 for T"Th timing considerations.) EOT1 at 1(914-8 now goes false. Load Point trie or Broken Tape true, which are applied to preseet pill 10, will also clear the EOT flip-flop.

## Status (inter

All status gates on this Pe board are preconditioned by SIT and ONL being true. the gating of these signals is self-explanatory.

## MODH 9100 TAPI MOTION CONTROLS

## CIRCUIT DISCRIPTION

This schematic shows the Type 5605 Main Control Panel and the Type 3843 Pushbutton Control card, as well as blocks of the Sequence Control, Interface Control and Test Panel Suitch to Illustrate the Interconnections between these modules and the other tape motion control eircuitry.

The Pushbutton Control card and the Sequence Control contain the circuitry required to perform the motion commands issued from the Interface Connector or by the Main Control Panel pushbuttons. The Pushbutton Control card generates RUN NORMAL RNN1, RUN FAST, RNF1, and REVERSE (RVS1) which are supplied to the Ramp Generator. Here the tape motion signal frem the Pushbutton Contrul card is converted to an analog voltage for controlling the capstan servo on the Type 5668 Servo Preamplifler module.

The ON LINE pushbutton on the Main Control Panel is connected to the ON LINE flip-flop on the Pushbutton Control card. The LOAD and REWIND pushbuttons are processed by the Sequence Control prior to being applied to their respective flip-flops on the Pushbutton Control board as negative true signals.

## LOADING

When LOAD true is output from the Sequence Control, It grounds the input to inverter 1C12-1, setting the LOAD flip-flop consisting of NOR gate 1C13-6 and inverter 1C12-1. Once the LOAD flip-flop is set 1C13-6 goes low. This signal is inverted at IC12-4 to remove the direct-clear from ON LINE flip-flop IC10-3. Thus the ON LINE flip-flop can be set only after the transport has been loaded. When the ON LINE pushbutton is activated the first time, it toggles IC10-1 to the set, or ON LINE, position. The ON LINE flip-flop can be cleared by pressing the front panel pushbutton a second time, or by an interface OFF LINE COMMAND (OFFC(1) supplied from the interface control module.

The REWIND pushbutton can be activated only when the transport is off line. When activated, the REWIND pushbutton set.s the flip-flop conststing of gates IC8-8 and IC8-6, provided that the transport is loaded at the time and test mode to not selected. Consequently the transport cannot be rewound by the pushbutton during test mode, or when on line, or when LOAI) is false.

When the transport is on line the REWIND flip-flop can be set by interface REWIND COMMAND (RWC1) true, supplied from the interface control module.

The output of the REWIND flip-flop, RFWINDING (KWING1), activates NOK gates 1C15-8 and IC14-6, generating RNF1 and RVS1 true to the ramp generator module to initiate a fast reverse motion to load point. When load point is detected the photosensor amp driver module supplies LPPULSE true to input pin $H$ of the Pushbutton Control module, clearing the REWIND flip-flop.

## ADVANCING TAPE TO LOAD POINT

The ON TAPE flip-flop, IC10, locates tape position. Before the tape is loaded, the flip-flop is cleared by LOAD false, which is inverted low by IC12-2 at IC10-8. When the transport is loaded the directclear is removed and NAND gate IC14-11 goes high. Since the ON TAPE flip-flop is still cleared, its $\bar{Q}$ output high activates NAND gate IC14-8, generating RUN NORMAL (RNN1) at output pin Y to advance tape to load point. When the load point marker is detected, LP true from the photosensor module is gated through IC16-3 and direct-sets flip-flop IC10-7 to the ON TAPE state, terminating the tape motion. Similarly, when load point is detected during reverse tape motion, the ON TAPE flip-flop is toggled by NAND gate IC16-11 to the clear state, Initiating forward tape motion back to load point.

## BUSY

This module generates a BUSY output when the tape is not loaded, when it is advancing to load point, or when the transport is off line and not in test mode. In any of these cases NOR gate IC $4-8$ is activated and supplies BSY true through IC5-2 to the Interface Control module.

## WRITE READY

WRITE READY true is generated in two different cases: when the interface supplies WRITE SFLECT true and the transport is not in test mode (TM false), or when the transport is in the write test mode and flip-flup IC6-14 is set. In elther case NOR gate IC1-8 is activated, enabling NAND gate IC4-5. The gate is activated provided that BUSY (BSY) it false, FILE PROTEC'T (FPT) is false, and the transport is not in reverse motion (RVS1 is false). IC:4-6 then
 true at output pind to the Write smplifier module.

## TEST PANEL CONTROL.

In order to activate the test panel the transport must be off llne, and the test panel sTop pushbution must be depressed. In that case the TEST MODF: pushbutton on the test panel can be activated, setting the flip-flop consisting of inverters IC11-8 and IC11-10, which in turn toggles the test mode flip-flop IC 6 - 6 to the test mode state, generating TM and TM true. The test mode flip-flop is direct-cleared when the transport is placed on line, or when the TEST MODE pushbutton is act'vated a second time. After the test mode flip-flop has been set the other test panel pushbuttons are enabled. The WRITE TEST pushbutton may then be activated, setting the protective flip-flop consisting of inverters IC11-4 and IC11-6. This toggles the write test fllp-flop IC0-1 to the write test mode, provided that forward motion la selected. The Q output of the write test flip-flop then activates NOR gate IC1-8, which in turn activates write ready gate IC4-5, provided that FILE PROTECT (FPT), REVERSE (RVS1), and BUSY ( $\overline{B S Y}$ ) are all false. WRITE READY (WRDY) true is then generated at output pin $J$ to the Write Amplifier module, where it enables the write data strobe circuitry. During the write test the write amplifiers generate consecutive all-1 characters which may be used to adjust the skew.
 forwere run normal button), FAS' l'Wl)(a high apeed forwardhutton), RIVVIU $N$, ande'Y('LF: Thereverese run button can beactivated only if ontalr: flo-flon IC'l0 it wet and the tape is not at load point. NANI) gatelc:3-3is activated, which in turnactivater NANI) gate I('7-0 (when the 'Tlis'l Mol)f; flp-flop it set) rud sete the common of the reverse buttone low. The forward motion commande are terminated when elther the sTOP puahbutton is activated, clearing the 'TES' MoldF flip-flop, or end of tape is detected, in which case boll true is Inverted by 1C17-4, disabling NANI) gate ('7-3 and setting the common of both forward motion buttone high. Simllarly reverse motlon can be terminated by actlvating the sTOP puahbutton, which terminates all test mode operations, or when load point is detected, in which case Lip true is inverted by IC17-3 and disables NANI) gates IC $3-3$ and IC7-6. This asts the common of the reverse buttons high. The Pushbutton Control module also drives the test panel indicators, lighting the data lamp when any data is being processed by the write/read electronics, illuminating the skew indicator when the skew is out of adjustment, Alluminating the EOT indtcator when the transport is at end of tape, and illuminating the LOAD POINT Indicator when the transport is at the beginning of tape.

The CYCLE function is fully discussed In the Type 5655 Test Panel Switch circult description.

## TYPI 4843 AUTO POWER RESTART PS BOARD CIRCUIT DESCRIPTION

## (OPTIONAL PC BOARD)

When incorporated in any of the Kennedy Model 9000, $9100,9300,9700,9800$, or 9832 recorders, the type 4843 Pushbution Control module allows use of several factory optional features. These functions are determined by optional straps and the use of components in the APR field. Not all functions and/or combinations of such are available with every 9000 series recorder. Refer to schematic 401-4843001 and the dash number of your purticular 4843 module for features that have been incorporated and lested at the time your unit was built. Due to the Interaction of several of these options the user is advised to consult the factory in writing if he desires to incorporate any additional optional features through field modification. Fallure to do so invites the possibility of voiding the warranty of the particular recorder involved.

The major optiona: features along with suggested usage are outlined below. (Reference is made to schematle 401-4843-1)01.)

## ON TAPE (OT)

Determined by the placement of option strap 1. If this option is specified at the time of factory order, the operator cannot place the iape unit on line until a reel of tape is loaded and positioned at or past the BOT tab.

## ONLINE LOCK (ONLL)

Determined by the placement of option strap 2. When specified at the time of factory order, this feature prevents the operator from manually taking the tape unit off line via the front panel switch, unless the tape controller has allowed him to do so. This signal is not normally gated with seleet and is an input signal line on interface connector J1-A.

## FAS' (FST)

Determined by diode ('K2 and $a$ special control interface module. When speeified at the time of factors order, this feature allows interface control of high speed forward and high speed reverse motion of tape. It is used in conjunction with the Synchronous Forward, Synchronous Reverse, and the optional Fast line at the eontrol interface conteceror of the deed. High speed forward and reverse commands will be accepted when 11 ? tupe is on line and selected. The high speed reve soc command will be implemented at hay time whe.. iape is positioned past the Bot tub) and the high speed forward command will be cerreded out only when tape is positioned at or between the BOT Hid EOT tabs (pant BOT, a last forward
command will cause tape to advance at the notmal synchronous forward speed). Note: This feature should be used only for purposes of high speed search, as writing eannot be done at high speeds.

## AUTO POWER RESTART (APR)

letermined by the configuration of components in the APR field and external assemblies (in some models) driven by this module. When specified at the time of factory order, thls option will protect the tape unit agalnst "brownout" and will automatleally power up, load, and set the deek on line under certaln conditions. With the standard APR option this elrcuitry continually monitors the line voltege and whether the tape unit is on line or off line. If the external line voltage falls below a minimum value required by the tupe deck, this option will force the deck into an off-line state along with issuing a BROKEN TAPE command (i.e., the reel and capstan servos will be disabled und any write current is inhibited). When the input power level returns to an acceptable value, the APR circuitry will do one or two things, depending on whether the deck was on line before the power fell: (1) nothing, if the deck was in an off-line state, or (2) load, advance tape several inches and place the deck on line if it was previously in an on-line state. Additionally, if APR circuitry is used in the Model 9832 buffer, it will issue an INITIALIZE signal (i.e., clear the buffer memory) when power is returned.

## OPTIONAL LOAD ON LINE FEATURE:

A factory variation (to be specified at time of order) of the standard APR option is the LOAD ON LINE (LOLI) feature. If specified, this allows the user, through a control interface signal, to load and place the tape deck on line. The LOL signal is acknowledged only after external power has dropped and returned to an acceptable level and the deck is in an unlonded state. If the LOL, feature is used, it is the user's responsibility to provide a TY'L logic lowgoing pulse (minimal pulse duratom 500 milliseconds) after power is returned to an aceeptable level. The LOL, signal is not gated with SBl.BCTI and appears as an input signal on interface connector 11 A .

## SUG(itistel USACIE OF APR ITATURE:

The standard APR circuitry is activated only when the deck is placed on line and is deactivated when the deck is placed off line. (ln the ease of the l.OL, varmion, eireuitry is activated only when power has faled and then returned when the dech is in an unleaded state.) Thus, when manaully loading a reel of tape on the dech, the sple feature is transparent to the operator and only comes into play when
external power has falled with the tape deck in an online stute. The tape deck must be mounted In a vertical positon to avoid spilling of tape in the case of power fallure. Proper positioning of commands after the APR circuitry has repowered the deck depends on the particular mode of operation and should be determined by the appllcation. If a rewind was in process at the time of power fallure, the tape may stop and become repositioned up to 5 feet before load point. For proper operation in thls case, tape should be spaced forward 6 feet and then rewound. For any other mode of operation, it is suggested that a REWIND command be lssued immediately after an APR power-up. The LOL signal is not gated with SELECT and appears as an input signal on interface connector J1A.

The APR elreuitry is designed to operate under conditions of power fallure external to the tape deck. Power fallure simulations made via the front panel power switch do not come under the above category since this power switch is located between un input power RFI filter and the power transformer.

## AUTO POWER RESTART ADJUSTMENT

Normal lield adjustment of the Auto Power Restart board is not required unless a new APR board is placed in a machine or an existing board has been refurbished. If this is the case, the following field procedure is recommended:

1. Power up machine and adjust R18 fully CW.
2. Monitor TP-A and TP-B with a scope. TP-B is a logic level und will be high. TP-A is the
preregulated 5 vde und will uppear on the scope as Illustruted below:

3. Adjust the input power voltage to the machine so that the value of $V$ (as shown above) equals the value stated on shlyematic 401-4843-1001 of the APR PC bourd.
4. Turn R18 CCW untll the voltage appearing at TP-B goes low.

## APR OPERATION IN MODELS $9100 / 9300$

APR operation In these vacuum column tape transports is identical to the above description with the following exceptions:
H) Manual and power failure initiated load sequences take approximately twice as long due to the increased tape tensloning time required to prevent oversized tape loops from forming in the vacuum columns during a power failure.
b) The manual and APR load sequenees are now as follows: Tension Tape; Load Columns, Search forward to loud point; if loud point is not found after a given time out period, rewind to load point; then place unit online.

## TYPE 6667 SEQUENCE CONTROL

## CIRCUIT DESCRIPTION

This module contains circuitry for implementing the following sequences: LOAD, when tape is loaded Into the column after the LOAD pushbutton is pressed; UNLOAD, when tape is rewound onto the supply reel after the REWIND pushbution is pressed at load point, and POWER OFF, when tape is removed from the column and tensioned after power is turned off from the front panel POWER pushbutton. In addition, the broken tape sensor detector circuitry (Q2 and related components), the rewind pushbutton control circuitry (IC13, IC7 and related components), the automatic load point search eircuitry (IC3 pin 12, C 6 , R24) are all located on this board.

Sequences are controlled through the use of a low frequency clock (IC15) with a period of approximately 0.5 second, and an eight-stage shift register (IC10, IC17). When power is first turned on, a power preset pulse (IC6 pin 4, Q1 and related components) presets the shift register to all zeros, resets the load flip-flop (IC8 pin 6), and the unload flip-flop (IC9 pin 8). By the same token the load point search flip-flop (ICI pin 6) is being set.

Note that a broken tape sensor output or a loss of vacuum detected after loading will generate the same preset status mentioned above. Under these conditions no power is applied to the vacuum blower motor and the high power transformer (for the servos). In addition, a broken tape signal and an unload command are sent to the control logic, and a sensor dsable and servo disable true signal are sent to the servo preamplifier.

## LOAD SEQUENCE

When the LOAD pushbutton is pressed aiter a low frequency clock time, the load flip-flop is set, enabling the shift register to shift 1 to the right. (The low frequency clock is also the clock to the shift register.) The load flip-flop also starts the vacuum motor through a command from SSI (capacitive start). At stage 1 the LOAD light on the front panel is turned on and so is the high power transformer, generating $\pm 24 v$ rectified (SS2). This delay avoids a high surge of ace input current which could overload the line.

At stage 2, the servo disable to the servo preamplifler is set fulse, ullowing the power amplifiers of the reel and cupstan servo to operate. At the same time, the loud relay is energized, connecting the reel motors to their respective amplifier and latching the ac power pushbutton. (Prior to this, the motors were being braked.)

At stage 7, sensor disable goes false. During the time from stage 2 through stage 6 , the reels motors were operating on an open loop mode, tensioning the tape on lts threading path and allowing the vacuum to reach its nominal level. When the servo disable goes false, the tape is fed into each column through a measured "kick" (this circuit is implemented in the Type 6666 Servo Preamplifier) and the position servo mechanism of each column is closed through its respective sensor. The tape is now loaded.

At stage 8, a load signal (with a false broken sensor signal) is fed to the control electronies, which in turn enables the capstan to run forward. If load point is not found within 6 seconds ( 60 feet), the load point search fllp-flop is still set and IC16 will force a rewind to load point. At the same time, the vacuum switch Is enabled.

## POWER OFF BEQUENCE

When power is turned off from the front punel, switch S1 will close and reset the load flip-flop, enabling the shift register to shift 0 to the left, turning off the vacuum blower and immediately setting SENSOR DISABLE true. The sequence is now opposite to the load sequence. Up to stage 2 the tape is being pulled out of the column and tensioned properly. At the end of the sequence all power is turned off (load relay false).

## UNLOAD SEQUENCB

When the REWIND pushbutton is pressed at load point and the tape is standing still as detected by IC13, CR5, CR6, R20, R22 and R21, the unload flip-flop is set and the power off sequence is initiated (IC5, pin 12). However, the power remains on at the end of the power off sequence and after tape has been pulled out of the column, an UNLOAD/ true signal is sent to the 6666 Servo Preamplifier, disabling the takeup servo and applying voltage to the supply reel to unload the tape. The unload sequence is terminated when end of tape is detected by the broken tape sensor, which results in BKN true at the sequence control.

## REMOTE UNLOAD

Certain $\triangle P R$ modified units permil remote unloading from the interface. UNLOAD/ true ut pin 18 sets the UNLOAI) flip-flop (IC9-8,12) resulting in UNLOAD/ true at output pin 11.

## TYPI 5733 RAMP ORNERATOR

## CIRCUIT DISCRIPTION

The ramp generator produces the proper analog signal Inputs to the capstan servo system to control the direction and velocity of tape motion. The outputs are voltages that rise and fall linearly at controlled rates to highly stable levels. These analog signals are controlled by digital logic outputs from the control section.

Two similar ramp generator circuits are provided: one for normal speed operation and one for high speed operation. IC4 is an operational amplifier in the RUN NORMAL SPEED circuit. The amplifier output is normally saturated in the negative direction. When its positive input at pin 3 is high, the output saturates at +10 volts. This occurs when the RUN NORMAL input sets flip-flop IC7. IC4 feeds FETs Q1, Q2 which are connected in a constant-current circuit. The magnitude of current flow in the circult is controlled by R3 and R4. R3 controls current in the positivegoing direction, or start ramp, while R4 controls the negative-going stop ramp.

Since C1 is charged by a constant current, its volt-㫙e rises linearly until clamped by CR1 to a value one diode drop below +5 volts. The emitter of Q11 is connected to RUN FAST voltage through diode CR9. Since Q11 is controlled by unregulated power supply voltage at pin $W$, it pulls down the +5 volt RUN FAST signal whenever the line voltage drops below its rated level. $Q 3$ is an emitter follower whose output rises to a value of +5 volts, since the emitter can rise one diode drop higher than the base. When the input from IC7 to IC4 drops, the voltage fed to Q1, Q2 goes to -10 volts and C1 is discharged linearly untll clamped by the base-collector diode of Q3. Since Q3 buse goes one diode drop negative, and the emitter is at zero, a positive-going ramp has been generated.

The ramp voltage output from Q3 is fed to the FET' switches Q4 and Q5. If forward direction has been selected, Q4 is on and Q 5 is off. The ramp is then amplified by unity gain operational amplifier IC"3, without inversion, and appears as a positive-going ramp at test point A. If reverse is selected, (Qjis on and Q4 is off. The ramp is then fed to the inverting input of IC3 and appears as a negative-going ramp at test point A. Forward/reverse selection is controlled by flip-flop IC'6 and Q9, (210.

Ramp amplitude and, therefore, tape speed are controlled by normal speed control 1214 and output summing resistor 1 i 15 . The fast forward and reverse
ramps are produced by a similar circuit involving amplifiers IC1 and IC2. However, since rewind speed and ramp time need not be precisely controlled, resistors are used instead of FETs to charge and discharge C 4 and produce an approximate 0.5 sec rise/fall time. CR9 and CR10 tsolate the ramp output from any sinall offsets that may be present in IC2. Hewind speed is controlled by summing reslstor R16. Operational amplifter IC5 at zero ramp output has a sllght blas produced by R37 and R38, keeping its output negative. When the ramp rises above the bias, IC5 switches to positive output, Indicating that the tape is running. Thls output is used to gate off the input circuits through IC10 and IC9. Flip-flops IC7 and IC8 may be reset by run normal or run fast inputs going false, but cannot be set again untll the tape comes to a stop. This prevents damage from illegal commands and reduces timing requirements.

Resistor R44, capacitor C10, emitter follower Q11, and diode CR8 comprise a voltage tracking circuit for RUN FAST signal. The +18 vdc unregulated reference voltage is derived from power supply transformer T1.

Type 5733 Ramp Generator includes an additional flip-flop, IC11-8, whose function is to enable consecutive RUN NORMAL commands to be received without requiring the tape to ramp down to a stop following each normal speed operation. Following a RUN FAST command, however, flip-flop IC11 is set by IC8, inhibiting any RUN NORMAL commands until the tape comes to a stop, at which point IC9-6 clears 1C11-9, and the 0 output at IC11-8 enables IC7-2.

## ADJUSTMENT PROCEDURE

Start/stop time adjustment:
a. Arrange Input signals to the tape transport to start and stop machine. Rate must be such as to allow full ramp time.
b. Adjust start ramp (R3) for required time, observing with oscilloscope at test point A.
c. Adjust stop ramp (R4) for required time. Time is mensured from maximum volts to zero volt.
speed adjustment:
a. Using a masterskew tape, drive the transport in a forward direction at normal speed.
b. Observe chata rate at read amplifiers and adjust R14 for correct thming.

## TYPI 5719 SENSOR AMPLIFIER DRIVER <br> CIRCUIT DISCRIPTION

This module responds to signals from photoresistive cells which senseload point and end of tape reflective strips, and broken tape. In addition, this module contalns the flle protect circuitry, the write drives, and the erase head drives.

## BOT, EOT, AND BKN SENSOR AMPLIFIERS

The load point sensor amplifler and the end of tape sensor amplifier operate interdependently to detect the load point and the end of tape markers. The active components in detecting EOT and load point are two operational amplifiers, IC6 and IC8, and two transistors, Q1 and Q2, in conjunction with associated components. Translstors Q1 and Q2 act as current sources; potentiometer R16 is used to adjust the transistor base currents to equalize the voltage at the inputs of IC8, the load point sensor amplifier, and IC8, the end of tape sensor amplifier. Resistors R18, R19, R20, and R21 are used to blas the ampliflers' inputs when plain tape is in front of the photo sensors. When either the load point marker or the end of tape marker is detected, the resistance of the respective photoresistive cell is lowered by approximately 60 percent of its unilluminated value. Each cell is returned to +10 volts, and a 30 percent change in its resistance, causing a 30 percent change in the input potential, will be sufficient to switch the output of the respective operational amplifier. Resistors R17 and R22 serve as feedback loops for noise protection. Thus when load point is detected, the load point sensor output as input pin Y of this module saturates $\mathrm{IC8}$, causing its output to go high, and is inverted twice by IC7 to generate LOAD POINT (LP) true at output pin 19 to the Pushbutton Control module. The output of inverter IC7-8 is also supplied to an edge circuit which produces a $1 \mu \mathrm{sec}$ pulse on the tralling edge of LP. This pulse is output at pin 8 to the Pushbutton Control module. The EOT sensor amplifier operates in the same manner, generating a high output when the for marker is detected, and supplying EOT true at output pin X to the Pushbutton Control and Control Interface modules.

BROKEN TAPE: slgnal from the Sequence control enters the board at pinW. When BROKFN TAPF poes
true, positive voltage turns on transistor Q3. The collector of the transistor goes to ground, generating BKN true at output pin 18. When LOAD is high at input pin $U$ the output of IC4-8 is low. This causes the collector of Q3 to be low through diode CH3 and the BKN output will be true at output pin 18. Also when power is initially turned on capacitor C9 will cause the BKN output to be high which presets the LOAD flip-flop on the interface Control module.

## FILE PROTECT CIRCUIIS

The file protect switch output is supplied to this module at pin T. When a reel is loaded without a write enable ring, the switch contact remains grounded. During the load sequence, BKN is held true by the sequence control to facllitate certain operations and the tape must be reloaded to change the state of the file protect flip-flop (IC4-5). When BKN is made false, the circuit looks at the state of the flle protect contacts. FPT true at pin $K$ of the pushbutton control makes WRITE READY (WRDY) false.

## WRITE, ERASE DRIVES

When the flle protect switch is grounded, it also turns off transistor Q7, in turn shutting off the current at the base of Q8. This cuts off the write head and erase head drive currents supplied by transistor Q8. In order for the write and erase drives to be turned on, the flle protect switch must be opened and WRITE READY must be true at input pin 2. This will activate NAND gate IC2-3, causing op amp IC3 to turn off transistor $Q 9$, in turn enabling transistor Q8 to turn on and supply the write and erase head drives at pins 22 and $J$.

The zener diode into the base of ( 27 detects when power is being dropped. This turns off ( 27 early enough in the power down sequence to turn on ( 29 and remove the head voltage supplied by ( 28 . This avoids putting unwanted flux changes on tape during a power fallure.

## CIRCUIT DESCRIPTION

Located on the front of the tape transport, this module contains the Type 4865 Test Panel, Type 4568 Cycler, and the Type 3864 LED Display Panel. The test panel switch is connected to the Pushbutton Control card, which contains most of the logic circuitry required to deliver appropriate commands to the ramp generator when the machine is of line and one of the test modes has been selected. (Refer to Model 9100 Tape Motion Control circuit description for a detailed explanation of this process.) Continuous forward and reverse tape motion circuitry for adjusting skew and aligning the tape path is contained in the Type 4568 Cycler circuit board.

## CYCLBR OPERATION

When the CYCLE pushbutton is pressed with the machine in test mode and at load point, the cycler generates alternating negative true TRVS and TRNN commands to the Pushbutton Control module. The tape will move forward and reverse continuously until
the STOP pushbutton is pressed ur END OF TAPE is reached (Note: Tape will not move in reverse when positioned at LOAD POINT.)

The basic operation of the cycler is as follows: If the cycle switch is not activated, the low true RVS and RNN signals from IC3 are "gated out" of the Pushbutton Control board via the Sl cycle switch. When the cycle switch is activated, the low frequency uscillator IC2-5 is enabled and RVS and $\overline{\text { RNN }}$ are switched into the Pushbutton Control board. Forward tape motion is produced by the application of a RNN and RVS command, whereas reverse tape motion takes place when $\overline{\mathrm{RNN}}$ and $\overline{\mathrm{RVS}}$ commands are applied. The duty cycle of IC2-5 is approximately $60 \%$ and is gated at IC3 so that $40 \%$ of the time RVS is enabled, contributing to a net forward motion of tape in the cycle mode. IC1, R4 and C3 act as a bidirectional edge detection circuit. IC1-8 triggers monostable IC2-9, which disables any RNN command during the ramp as required for proper operation.

## MODIL 9100/9300 SERVO SYETEM

## CIRCUIT DESCRIPTION

The Servo System consists of the servo preamplifier circuits, the servo amplifier circuits and the braking circuits. There are separate servo preamp circuits for the reels and the capstan. Each reel servo preamplifier circuit is connected to its own servo amplifier circuit. The composite schematic of the servo system should be used along with the circuit description.

## TAKEUP AND SUPPLY REEL SERVOS

Both circuits are identical; therefore we will concentrate on the supply reel servo, discussing control signals common to both reel servos as applicable. Each reel servo contains a sensor detector circuit, which converts the position of the tape loop into de voltage, an operational amplifier for position servo control (IC18, Q6, Q7, Q8, Q9), and the amplifier stages (four transistors each).

Resistor R10 and the supply vacuum column sensor control the nominal output frequency of the sensor detector. IC21. (Refer to paragraph 4.11 of the maintenance section if adjustment of resistor R10 is required.)

After the servo signal oscillation is rectified and integrated, it is red to operational amplifier IC19. Gain adjustment pot R24 is set to adjust proper position of the tape loop in the column when speed is 125 ips forward and reverse. (Refer to paragraph 4.11 of the maintenance section.) N type FET Q2 is the sensor disuble control. SENSOR DISABLE true (high) signal from the Sequence Control will turn off the FET, preventing the sensor signal from actuating the motors. Thus, when tape is not in the column or vacuum is lost, SENSOR DISABLE goes true to turn off the signal from the column sensor. During the POWER ON sequence, the Sequence Control generates SENSOR DISABLE true, opening the position servo loop and positioning the reels until the tape is properly tensioned in the vacuum columns.

SERVO DISABLE true from the sequencer will disable motor current by reverse biasing reel servo control FET Q5. FET Q15 and Q32 are also reverse biased. opening the takeup reel and capstan servo loops.

Capacitors C2 and C15 on the reel servos perform a special function. During discharging. the eapacitors will produce a forced sensor output equivalent to the tape sitting at the open end of the column.

A signal from the eapstan tachometer is led into the reel servo system to bias the null position of the tape loop as conditioned hy the speed and directicn of tupe movement. This has the effect of optimizing the position of the tape in the column. The sigmal is
amplified and conditioned by IC4, 3, and 2 so that (a) there is no output when tape is standing still (b) there is an output proportional to speed and direction during ramp-up and ramp-down, and (c) there is a fixed voltage while running (IC4 saturated).

## BRAKING CIIRCUIT BOARD

For safety reasons (broken tape) it is desirable to place braking tension on the tape after it has been threaded and secured to both reels. To accomplish this, two thyristors on the Braking Circuit board are connected to the motor windings when SERVO DISABLE is true. When the reels turn rapidly enough for the motor windings to generate more than 3 vac, the voltage at the gates of both thyristors will exceed 0.5 vac. The thyristors now short out, producing a counter EMF voltage through the motor windings and a 1 ohm resistor, for braking.

When they are turning slowly the reels will spin freely because the voltage produced by the motor windings is insufficient to turn on the thyristors. This removes all braking effect when the reels are loaded manually.

## CAPSTAN SERVO/CAPSTAN TACHOMETER

During a RUN NORMAL operation, a RAMP INPUT signal from the ramp generator is combined with dc feedback signal from the capstan tachometer'to produce an extremely stable capstan speed. The ramp input to the Capstan Servo Amplifier is summed with the tachometer output at the source of Q32. (The STANDARD TACH output at P4-9 becomes TACH input on the Sequence Control.) R159 is the tachometer nming resistor, while the ramp summing resistor is located on the ramp generator. Any error voltage -- the difference voltage produced by summing ramp generator and tachometer input signals -- is fed to operational amplifier ICl. Output from IC 1 is applied to complementary drivers Q27, Q28, Q29 and Q30. These transistors drive the output amplifiers stage to develop a de voltage across the capstan motor. The motor then increases or reduces speed to produce a tachometer output voltage equal to that produced by the ramp generator.

Cap tan amplifier gain is determined by the negative feedback loop around operational amplifier IC.1. This consists of R143, R144, C31 and ZERO adjustment potentiometer R139. If the capstan turns when the tupe is stopped, R139 requires adjustinent. This procedure is covered in paragraph 4.14 of the maintenance section.

FETT Q32 controls passage of the servo control output to the eapstan op amps, drivers and amplifiers. This

FET is controlled by SERVO DISABLE input from Sequence Control. When the tape is tensioned normally (i.e., with all sensors false), SERVO DISABLE false (low) is applied to pnp transistor Q1 in the upper left hand corner of the schematic. It conducts, grounding the -10 v supply connected to its collector. The gate of FET Q32 is enabled and it passes any available error voltage to the capstan servo drivers and amplifiers.

When SERVO DISABLE true is generated by the Sequence Control, the -10 volt supply connected to the collector of Q1 passes through diode CR1, disabling FET Q32 to disable the capstan servo signal as well as capstan motor current.

## HIGH SPEED RELAY OUTPUT SIGNAL (P4-13)

A sampling of capstan tachometer output is amplified by operational amplifiers IC8 and 7. When tape speed exceeds 150 ips in the fast forward or rewind mode, the output produced by these op amps becomes sufficient to make Q31 conductive. This grounds and closes high speed relay K8 in the power supply which
is connected to P4-13 through the wire harness. The relay will change the reference voltage of the center taps of the high voltage transformer, allowing the reel motors to smoothly accelerate the tape to 300 ips in either fast wind mode.

## SUPPLY VOLTAGE SWITCHING;

In order to decrease transistor power consumption and to lower their operating range, the supply voltage of the power transistors for the reel servos is switched on and off, depending on the voltage required to operate the servos. Comparator IC's 22 through 25 are connected as a Schmidtt trigger to detect the motor voltage and switch on and off transistors Q33, 34, 35 and 36 . This, in turn, switches the supply path Darlington transistors on and off. These transistors are mounted on the heat sink. For example, the positive supply voltage for each servo is turned off when the motor voltage for the corresponding servo reaches -6 v . The positive supply voltage is turned on when motor voltage reaches -3 v . A diode mounted in the heat sink assembly references the supply to ground when the supply path Darlington transistor is turned off.

## TYPI 5728 READ PREAMPLIPIRR

## CIRCUIT DISCRIPTION

This module contains nine identical high gain amplifiers which amplify the input signal from the read head and supply it to the read amplifier cards. Each amplifier stage consists of two operational amplifiers
with negative feedback loops. Overall gain of each amplifier stage is controlled by its variable potentlometer, R7. It should be adjusted for $8 \mathrm{vdc}(\mathrm{p}-\mathrm{p})$ at the output.

# TYPE 6385 QUAD READ AMPLIFIER CIRCUIT DESCRIPTION 

This module contains four identical read amplifiers which detect, filter and digitize both 800 epi NRZI and 1600 epi PE read data. Two of the boards are employed in dual density transports to process the eight read data channels. The read amplifier for channel P is located on the Dual Density P Channel Clipping PC board. The operation of read amplifier channel A is explained below; the other read amplifiers operate identically.

## NRZI Operation

Analog read data from the read preamplifier is input at pin E as SIG. Part of the signal is differentiated by resistor R2 and capacitor C 1 , then applied to the NRZI peak detectors IC10-9 and IC10-5. Part of the SIG input remains undifferentiated and is applied to the positive and negative clipper comparators at IC59 and IC5-5. Note that the output of all these comparators will be positive, since negative signal excursions are inverted at the comparator inputs.

The peak of the differentiated signal waveform exhibits a 90 degree phase advance with respect to the peak of the undifferentiated signal waveform at the clipper comparator outputs. This phase difference defines the length of the negative-going clock pulse applied to the NRZI read register, J-K flip-flop IC6.

During positive signal excursions, IC10-7 and IC10-12 go high, causing IC15-8 to go low. To eliminate spurious noise pulses, capacitor C6 delays the read signal. When the differentiated signal at IC10-9 passes the ov reference point, IC15-8 goes high to eliminate spurious noise pulses. Capacitor C6 delays the signal slightly. Since this delay is a function of tape speed, the value of C 6 varies accordingly. (See table on schematic.)

The low output pulse from inverter IC19-2 clocks NRZI Read Register $\mathbb{C} 6$. The $Q$ output at IC6-3 goes high, enabling NANI) gate ICl at pin 4. (NRZI signal at IC1-5 input remains true as long as the transport is selected, the tape is past load point and BUSY is false.) The low true digitized NRZI read data is output to the interface frompin $\%$.

When the NRZI read register is set, its Q! output goes low, causing a low true IDATA IN RE:GISTER; pulse to be output to the Dual Density Control board. After an appropriate interval, a Resed Read Register (RESETR/) pulse will be clear the NRZI Read Register, making IDATA IN RE:(i/ false until the next NRZI rend data bit is upplied to the Read Register's clock input.

RESETR also pulses true to clear the NRZI Read Register when: LOAD POINT goes true, BUSY goes true, high density recording (PE mode) is selected, or the tape transport is deselected.

Incidentally, positive or negative NRZI excursions must exceed their respective clipping thresholds at IC10-10 and IC10-4. The purpose of the elipping levels is to eliminate spurious baseline noise pulses, requiring the analog signal supplied from the read preamplifier to exceed a certain amplitude before it is detected by the read amplifier stages. Different clipping levels are used during different modes of operation. The clipping level during a read only NRZI mode is 20 percent of the maximum peak-to-peak signal. During a read-after-write operation the clipping levels are raised to 33 percent of the maximum signal. During the interrecord gap the clipping levels are raised 7 percent higher than their values during the data block to reduce the probability of detecting random noise. When an error is detected in a read only mode and the transport is commanded to backspace over the erroncous block and reread it, the elipping levels are switched automatically to maximize the recoverability of marginally recorded data. First, the elipping levels are lowered to recover possible partial dropouts, and if the error is still detected the clipping levels are ruised to eliminate possible high baseline noise spikes.

## PE Operution

When High Density Status (HDS) true is output from the controller, PE true is gencrated on the Dual Density Control board and input on the Quad Read Amplifier at pin L. NRZI signal goes false, disabling the Q output of NRZI read register IC6 at NAND gate IC1-5.

To conform to the PE format, only positive PE read data excursions will be peak and threshold detected during a PE read forward operation. To accomplish this, AND) gates IC15-9 is disabled by low signal from NOR gate IC21-1 to disable negative signal processing. Simultancously, IC:15-2 is enabled to pass any positive-going PE read data. huring a read reverse Pl: operation, PE RVS goes true, enabing the negative transition processing gates and disabling the positive ones.

Note that the Plesignal path to the DilTh outpri now pasores through NANI) gate $1 \times 1-3$. This gate is combled at pin 1 because inverter $1 \times 19-2$ ?os. S high during each PE read data trancition.

## TYPI 4365 DUAL DENSITY CONTROL

## CIRCUIT DESCRIPTION

This module performs the following control functions:
a. Generates the read (lock, supplies the RFAD) REGISTER RESET signal to the NRZ1 data registers, and detects excessive skew
b. Detects the interrecord gap
c. Provides the interlocks required for the density selection
d. Supplies the reference frequencies for the write test

These operations are described below.

## READ CLOCK, REGISTER RESET, AND SKFW DETECT NETWORK

The read clock and its related functions are performed as a function of a crystal generated master clock. The clock is produced by a master oscillator consisting of crystal Y1, transistors Q1 and Q2, and capacitor C 4 , connected in a feedback loop. The output clock of the oscillator is a square wave with a frequency equivalent to $6 . t$ times the 800 epi data rate. (The master frequency is divided by two in transports with running speeds slower than 25 ips , by connecting flip-flop ICl( in the network.) The master clock is supplied to a skew counter consisting of two divide-by- 16 counters, 1014 and $1(17$, in tandem. The counter is preset to one of three counts, depending on the mode of operation, and then counts up to its maximum count. During a read mode the skew count is 29 , or approximately 45 percent of the character time. During a reat-after-write mode the skew count is reduced to 21 (b) WRITE READY
 percent of the character, and during the read test mode the ceant is reduced to s, or approximatele $1: 3$ percent of the character space. The shew gate is shortened during the read test mode to enable acernrate alignment of the read head with respect to the tape path using an rol cph skewmaster tape.

When the leading channel detects datti 1 : supplies DATANREBESTER true at input pin 1 , settine the b) imput of flip-flople 16 hagh. The suce erding matere chock pulse clocksicle to the set state, the (fouppur groing high to enable the skew eounter to count. When the counter reaches its maximum count, the (calak)
output of 1214 goes high and sets the 1 ) Input of the first IC9 flip-flop high. The next master clock pulse clucks the flip-flop to the set state, and its Q output goes high to generate the read clock pulse through NANI) gate IC5-3 (since the $\bar{Q}$ output of the third lCe flip-flop is still high). The duration of the read clock is equivalent to two master clock intervals; the third master clock toggles $109-15$ to the set state, its $\nabla$ output going low to terminate the output READ (CLOCK pulse. The fourth clock pulse following the completion of the skew count toggles ICY-7 to the set state, its $Q$ output going high to supply a RESFTT READ REGISTER RESFTR pulse. RESFTR clears the NRZ1 data register portions of the read amplifier stages, setting the DATA IN REGISTER signals of all nine read amplifier stages false. RESETR is also generated when signal C goes low. This occurs when any one of the following conditions is true: the transport is deselected (SLT1 going false), Bl'Sy goes true, LOAD POINT goes true, or HIGH DFNSITY' is selected. Any of these conditions would clear the NRZ1 read registers.

The fourth clock pulse following the skew count completion also sets the input of D type flip-flop IC'11 high. On the fifth pulse that flip-flop is toggled to the set state, its $\bar{Q}$ output groing low to enable oneshot IC'12 at pin 9. If one of the channels detects an additional character at this time its DATA IN REG goes true again, is inverted by IC1-6; and triggers the skew one-shot IC12 at pin 10. The $\bar{Q}$ output of the one-shot supplies a pulse through inverter IC2-6) that is used to illuminate the test panel skew indicator.

## CAD DETECTION NETWORK

A 12-character delay is provided between the last character of the block and the (iAP DFPFCT indication. The gap detection is performed bs a network
 and NAND) gate (cT-3. buring the data bock BATA TRREISTR (a wire-olld signal suppled trom the nine read amplifier stagess remains true; it is in-
 Weared until the end of the data block. lenlowing the last character in the block MTTAT TRTG poes high and the direct-clear is remosed from IC li: . It this time the $\bar{q}$ output of thy-flep 1011 is high, the His-fop having been clocked to the chear state when MATA R RFG first went true at the beginnin! of the bock. comber $101: 3$ is then clochedbe (1, an uno
epi data rate clock supplied from the clock dividing network including 1015 and 1 (1s. Twelve dock counts into the gap IC13 activates NANI) gate IC7-3; the output of the gate goes low and direet-sets flip-flop IC11, the $\bar{Q}$ output of 1011 going low to lock the counter while the $Q$ output goes high and supplies $\overline{\text { BAD }}$ DFTECT rue at outputpink. CAP DFTFCT remalna true until either the beginning of the next block or until the transport is deselected (SFLL Agoing false).

## DENSITY SELECT CHRCITAS

The NIZZ1 800 ept mode is selected ether when the transport is selected and on line (SLTT1 true, activating OR gate I(10-3) or when the transport is in the test mode (TM true at input pin ('), provided that LOAD POINT is false and that HiGH DENSITY SELECTED is also false. If these conditions are satisfied then NAND gate IC3-8 is actlvated, supplying NRZ1 true at output pin $M$ to enable the NRZ1 portions of the data electronies.

The high density is selected whenever the interface supplles HIGH DENSITY SELECT HDS true at input pin A of this card, the transport is selected and on line (SLTI true), and not in the test mode (TM false). When these ronditions are satisfied NAND gate l( $6-3$ is activated, supplying HiGH DENSITY true HDFNS
at pin s and $\overline{\mathrm{BD}}$ true at pin 13 . If in addition to the above condltions the BTST and the LoAD MolnT status lines areboth false, AND gate [(C19-x is activated, supplying PhASFFN(OD)FD PE: true at output pinfto enable the phase encoded portions of the data clectrontes.

WRITE TFST FRECRFNCHES
The reference frequenctes $\overline{T M X 1}$ and TaX2 are ano epi data rate square wates, 1 a) degreessut of phase, used to alternately set and reset the write amplifier flip-flops to generate the $\mathcal{N} \% \% 1$ write test mode all-1 pattern.

These frequencles are generated by the divider network including IC15 and ICla counters, which divides the master oscillator freguencr into the data rate clock ('t. ('t is then gated through two los NaNi) gates, with the (20 output of 1015 used to invert the phase of one frepuency with respect to the other. The two test frequencles are then gated through the IC. NANiggates when the write test mode is selected, indicated by both TAl and WRITE READI being true. The two frequencles are then output at pins $F$ and $F$ as TMX1 and TMX2 and are supplied to the write amplifier cards.

## TYPE 577I SEVEN-TRACK DELAY TIMING MODULE

## CIRCUIT DESCRIPTION

This module performs the following control functions:
a. Generates the read clock, supplies read register reset signal to the NRZI data registers and detects excessive skew.
b. Detects the interrecord gap.
c. Supplies the reference frequencies for the write test.
d. Selects one of the two available densities.

## read skew, REGISTER RESET AND SKEW DETECT NETWORK

The read clock and its related functions are performed by the crystal generated master clock. The clock is produced by a master oscillator consisting of crystal Y1 and IC20 The output of the oscillator is a 25.6 kHz squarewave. Signal F 1 , the master clock output, is inverted at IC12-3 and supplied to IC14, which is a divide-by-16 skew counter. This counter is preset to one of three counts (depending on the mode of operation), and then counts to its maximum count. During a read operation, the skew count is 15 , or upproximately $45 \%$ of the character time. During a read after write operation, the skew count is reduced to 11 (through load input $C$ of $I(14)$ or approximately $34 \%$ of the character time. During a read test the count is reduced to 4 , or approxImately $13 \%$ of the character time. The skew gate is shortened during the read test mode in order to enable accurate alignment of the read head with respect to the tape path.

When the leading channel detects data, it sumples $\overline{D A T A} \overline{I N R E G}$ true to imput pinh, scillat (he l) mint at flip-flop IC10-12 high. Next, a maslar chectinatur from fl clocks IC'll to the set state, and the (jout!ut goes high to enable skew counter IC'14. When the shinw counter reaches its maximum count, the carr wut ( $(1 / O)$ output of $1(1+1$ gues high and sets the 1 ) inpua: at flip-flop IC15-12 high. 'T1e next master cluch matic clocks IC15-11 to the set state and its (p) output wo... high to generate the read clock pulse the mit:h i : inl
 IC15-9, since lCl4 hat beenpromaliol in the we
 fore equivalent to une master ciow interval (1,'ind
of $\frac{1}{\text { speed } x \text { density })}$. The third master clock pulse clocks IC15, pin 5 to the set state to supply reset read register true to the data registers of the read amplifier stages. This clears the data registers, setting the DATA IN REG signals of all nine read amplifiers false. $\overline{\text { RESETR }}$ is also generated when $\overline{\mathrm{BISY}}$ is true. The fourth clock pulse sets the $Q$ output of IC16-9. If data in register signal is still true at this time (indicating bad skew), one shot IC19 fires and illuminates the skew indicator on the front panel for a fixed time delay.

## CAP DFTEC"IIUN NETWORK

A 12 character delay is provided between the last character of the block and the gap detect indication. Gap detection is performed by a network which includes flip-flop IC1' and counter IC11. During the data block, DATA IN RI:G (a wire or'd signal supplied from seven of the read amplitier stages) remains true; it is inverted twice by IC9-8 and IC13-11 to keep counter lCll cleared until the end of the data block. Following the last character in the block, DATA INREG goes false (high) and the direct clear is removed from $1 \times 11$. At this time the $Q$ output of llip-flop IClo is high, since it was clocked to the clearstate when DATA IN RF(ifirst went true at the beginning of the block. counter 1 Cll is then clocked by a clock frequency equivalent to the datarate at the salecte:! density. At riount $12,1012-11$ goes low, direet setting $1111-$ - and loching the counter. $1 C 10-5$ outputs the gap detect (GAP DET) signal, which is gated with LP, SLTI and BL'SY'. (iAP DE:' remains true until the begrinning of the next block or until the transport is no longer edected.

## INENSITY SFLI:C"C CHBCITS

A dual density machine is ather 200 5.5 ef epi or
 dr": : 1 to s.en! edther density pair. They are

 $\therefore$ altmi:-

Wifin rian pider, the highor low density clock fre-



 vided the transpurt is iole ted, not at load point and
not busy. The HDS LED will also be illuminated. The proper master clock frequency is automatically selected by IC1-8, IC1-6, IC2-6 and IC2-1?.

## WRITE TEST FREQUENCIES

The reference frequencies $\overline{T M X 1}$ and $\overline{\text { TMX2 }}$ are reverse phased 800 cpl data rate squarewaves. These frequencles alternately set and reset tic write amplifier flip-flops to generate an all-1 tisst pattern for

NRZI write testing. $\overline{T M X 1}$ and TMX2 are generated by a divider network consisting of IC4 and IC7. This network divdes master osclllator frequency $f 1$ to produce data rate clock fr . Clock fr is then gated with the QD output of IC7. This makes TMX1 180 degrees out of phase with respect to TMX2. TMX1 and TMX2 are then buffered and gated through IC3. The TMX1 and TMX2 reference frequencles will only be output when the write test mode is selected (WRDY true and TM true).

## TYPE 636: DUAL P CHANNEL /CLIPPINO PC BOARD

## CIRCUIT DESCRIPTION

This module contains the read amplifier stage for channel $P$ as well as the automatic clipping level switching control. The operation of the read amplifier stage is identical to that of the read amplifier stages located on the 6385 Dual Density Quad Rend Amplifier, and as deseribed in the circuit descriction of that card. The generation of the elipping levels and their switching control is explained below.

The purpose of the clipping levels is to eliminate spurious baseline noise pulses, requiring the analog signal supplied from the read preamplifier to exceed a certain amplitude before it is detected by the read amplifier stages. Different elipping levels are used during different modes of operation. The lowest clipping threshold oceurs during read only NRZI mode. This level is increased during read after write operations. During the gap the clipping levels are raised even higher to reduce the probability of detecting random noise. When an error is detected in a read only mode and the transport is commanded to backspace over the erroneous block and reread it, the clipping levels are switched automatically to maximize the recoverability of marginally recorded data. First the elipping levels are lowered to recover possible partial dropouts, and if the error is still detected the clipping levels are raised to eliminate possible high baseline noise spikes.

The main component used in producing the elipping level voltuges is operational amplifier IC17. The output of ICl / is used as the negative elipping level, and is supplied to the $P$ channel read amplifier stage on this card and to the read amplifier stages of the other channels through nutput pin R. Operational amplifier IC18 inverts the output of IC13, supplying the positive elipping level.

During the NRZI mode FET Q2 is turned off by Phase Encoded (PE) false. As a result, resistors R14 and R15 are included in the negative feedback loop of operational amplifier IC:17. The $+10 v$ routed through resistor R11 provides the minimum input voltage to 1C17, producing an output clipping level of approximately 0.4 volt. Other voltages are added to the input of 1017 through R16, R17, or R18, inereasing the elipping level's amplitude as required by the particular mode of operation. Thus, during a read only operation, the voltage through R 17 is combined with R11's voltage.

During a read after write mode, WRIIY true at input pin $J$ direct-sets flip-flop $\mathbb{1 C 1 6 - 4}$. The $Q$ output of

IC12 then goes high to add the voltage through R18 to that used during the read mode. This increases the read-after-write elipping level.

During the NRZI gap, GAP DET true at input pin F supplied from the Dual Density Control module is inverted by IC4-6 to activate NAND gate IC9-8, which adds the voltage through R16 to that used during the read only mode.

During a phase encoded operation, $\mathrm{PE} /$ true (supplied at pin $L$ from the Dual Density Control module) turns FET Q1 on, in effect bypassing R17 in the feedback loop of operational amplifier IC17. This reduces the output levels during PE.

The automatic clipping level switching is provided by the network including flip-flops IC7, IC16, exclusive OR gate IC12 and associated circuitry. The circuit is used as a direction reversal indicator, the $Q$ output of IC7-5 going high whenever the direction of motion is switched from reverse to forward or forward to reverse. Whenever two RUN NORMAL (RNN/) commands are given in the same direction, the Q output of IC7-5 goes low. The two J-K flip-flops of IC16 are connected as a divide-by-three counter, to count the number of direction reversals. If an error is detected during the read mode and the transport backspaces over the erroneous block, the Q output of IC7-5 goes high, setting the J-K input of IC16-11 high. During the second reread of the block, IC16-9 is toggled to the set state by a pulse formed on the leading edge of the RUN NORMAL (RNN/) command. The $Q$ output of IC16-9 high is inverted at IC13-4, grounding resistor R17. This reduces the clipping levels during the second reread of the block. If an error is still detected, counter 1 C 16 moves to the count of 2, with the $\mathbf{Q}$ output of the second IC16 flipflop going high and that of the first going low. As a result, the voltages through R17 and R18 are added to the elipping levels, to increase the elipping threshold. During the next reread the voltage through R17 would be removed, further reducing the cllipping level. The cycle would be repeated on the subsequent reread attempt.

The automatic switching is disabled if the transport interface supplies CLIPPIN( LLEVEL DEFEA: (RTH/) true at input pin $N$, provided that the transport is selected. This would activate NANI) gate $1 \times 1-12$, to clear the IC7 flip-flops and direet set IC16-4. BUSY' (BSY/) true or WRITE READY (WRDY) true would have the same effect.

## DUAL DRNSITY WRITI BECTION

 CIRCUIT DISCRIPTIONThis is a composite schematic of the Type 4366A Four Channel Write Amplifier and the Type 4368A Five Channel Write Amplifier. Write channels $P$, 0,1 , and 2 are processed by the Type 4366A Write Amplifier, while write channels 3-7 are processed by the Type 4368A Write Amplifier.

## WRITE AMPLIFIER OPERATION

Each write amplifier stage consists of two OR gates, an input buffer flip-flop, a delay counter, and a pair of drivers. The operation of the write channel $P$ amplifier stage is explained; the other stages operate similarly.

Write data channel Paigns. from the transport interface is inverted and supplied to the $J$ input of input buffer flip-flop IC8, as well as one input of OR gate IC7. Write data is processed differently, depending on whether the tape transport is operating in the PE mode or the NRZ1 mode.

In the NRZ1 mode, NRZ1 high from the Dual Density Control module is inverted and supplied to one input of OR gate IC7. During NRZ1 high, this gate will pass the NRZ1 data without inverting it. Each time the input NRZ1 data goes low, both the J and K inputs of the input buffer flip-flop are set high. The WRITE DATA STROBE (WDS) from the interface now toggles the input buffer flip-flop to the opposite state. Thus for each 1 input, a polarity transition is recorded on tape. When the input data is high, containing a logic 0 , the $J$ and $K$ inputs of the buffer flip-flop are set low. Thus the flip-flop does not change states when clocked by the WRITE DATA STROBE.

In the PE mode, NRZ1 false is inverted, causing OR gate IC7 to become an inverter. Now the input buffer flip-flop stores the input logic states whenever clocked by the phase encoded 3200 fci WRITE DATA STROBE. In the PE mode the data lines are already encoded in the formatter.

The input buffer flip-flop will store the data until the delay counter of the respective stage reaches its maximum count. The delay counter of each stage digitally deskews the write data, using channel $P$ as a fixed reference. Although the delay counter of channel $P$ is permanently preset to the count of 8 , the counters of write data channels $0-7$ can be preset to any count, using switches to either ground or open
their parallel inputs. These delay counters are clocked by a reference frequency ( $\mathbf{C x}$ ) at approximately 80 times the 800 cpi data rate, 40 times the 1600 cpl data rate, or 20 times the fci rate. Generated by an oscillator circuit, this clock advances each delay counter from the preset count until it reaches the maximum count of 16 . At this point the $Q_{d}$ output of the delay counter will clock the respective output register flip-flop. This transfers data from the input buffer to the output of the amplifier stage, where a pair of drivers energizes the respective head winding.

Write data deskewing is performed by manually adjusting the switches of one channel at a time until the output of that channel, as displayed on an oscilloscope connected to the Read Preamplifier module, coincides with channel P. The write deskewing compensates for the physical displacement of the channels with respect to each other on the write head. The write deskewing procedure does not correct for the misalignment of the head with respect to the tape path. The delay counter switches are preset in the factory and normally their positions should not be changed unless the write head has to be replaced. In that case the new factory supplied head is provided with a tag showing thenew delay counter switch positions, as required to compensate for the new head's characteristics. Should readjustment become necessary, follow the write deskewing procedure outlined In the maintenance section of this manual.

## WRITE TEST MODE

When the transport is in the write test mode, input frequencies TMX1 and TMX2 from the Dual Density Control module alternately set and reset the input data buffer flip-flops of each write amplifier stage, generating the required NRZ1 all-1 test pattern on the tape. TMX2 true pulse also fires one-shot IC5. This disables WRITE AMPLIFIER RESET (WARS) from the interface, permitting the tape to be written on during the test mode without disconnecting the Model 9100 from the interface.

## TYPE 4368A AMPLIFIER OPERATION

The operation of these write amplifiers is identical to that of the Type 4366A Four Channel Write Ampllfier module described above.

## DUAL DINSITY WRITE SLCTION

## CIRCUIT DESCRIPTION

This is a composite schematic of the Type 5366
Four Channel Write Amplifier and the Type 5368 Five Channel Write Amplifier. Write channels $P$, 0,1 , and 2 are processed by the Type 5366 Write Amplifier, while write channels 3-7 are processed by the Type 5368 Write Amplifier.

## WRITE AMPLIFIER OPERATION

Each write amplifier stage consists of two OR gates, an input buffer flip-flop, a delay counter, and a pair of drivers. The operation of the write channel $p$ amplifier stage is explained; the other stages operate similarly.

Write data channel Psignal from the transport interface is inverted and supplied to the $J$ input of input buffer flip-flop IC8, as well as one input of OR gate IC7. Write data is processed differently, depending on whether the tape transport is operating in the PE mode or the NRZ1 mode.

In the NRZ1 mode, NRZ1 high from the Dual Density Control module is inverted and supplied to one input of OR gate IC7. During NRZ1 high, this gate will pass the NRZ1 data without inverting it. Each time the input NRZ1 data goes low, both the $J$ and $K$ inputs of the input buffer flip-flop are set high. The WRITE DATA STROBE (WDS) from the interface now toggles the input buffer flip-flop to the opposite state. Thus for each 1 input, a polarity transition is recorded on tape. When the input data is high, containing a logic 0 , the $J$ and $K$ inputs of the buffer flip-flop are set low. Thus the flip-flop does not change states when clocked by the WIRITE DATA STROBE.

In the PE mode, NRZ1 false is inverted, causing OR gate IC7 to become an inverter. Now the input buffer flip-flop stores the input logic states whenever clocked by the phase encoded 3200 fel WRITE DATA STROBE. In the PE mode the data lines are already encoded in the formatter.

The input buffer flip-flop will store the data until the delay counter of the respective stage reaches its maximum count. The delay counter of each stage digitally deskews the write data, using channel P as a fixed reference. Although the delay counter of channel $P$ is permanently preset to the count of 8 , the counters of write data channels $0-7$ can be preset to any count, using switches to either ground or open
their parallel inputs. These delay counters are clocked by a reference frequency ( Cx ) at approximately 80 times the 800 cpl data rate, 40 times the 1600 cpl data rate, or 20 times the fci rate. Generated by an oscillator circuit, this clock advances each delay counter from the preset count until it reaches the maximum count of 16 . At this point the $Q_{d}$ output of the delay counter will clock the respective output reglster flip-flop. This transfers data from the input buffer to the output of the amplifier stage, where a pair of drivers energizes the respective head winding.

Write data deskewing is performed by manually adJusting the switches of one channel at a time until the output of that channel, as displayed on an oscilloscope connected to the Read Preamplifier module, coincides with channel P. The write deskewing compensates for the physical displacement of the channels with respect to each other on the write head. The write deskewing procedure does not correct for the misalignment of the head with respect to the tape path. The delay counter switches are preset in the factory and normally their positions should not be changed unless the write head has to be replaced. In that case the new factory supplied head is provided with a tag showing the new delay counter switch positions, as required to compensate for the new head's characteristics. Should readjustment become necessary, follow the write deskewing procedure outlined In the maintenance section of this manual.

## HEAD CURIRENT REFERFNCE

In the NRZ 1 mode, both pairs of drivers are actuated to pass full write current to the head. In the PE. mode, IC17 and IC19 are disabled by NRZ2 false. Only IC18 and IC20 are enabled, which decreases write current to the proper level for PE operation.

## WRITE TEST MOISE

When the transport is in the write test mode, input frequencies TMX1 and TMX2 from the Dual Density Control module alternately set and res the input data buffer flip-flops of each write amplifier stage, generating the required NRZ1 all-1 test pattern on
the tape. TMX2 true pulse also fires one-shot IC5. This disables WRITE AMPLIFIER RESET (WARS) from the interface, permitting the tape to be written on during the test mode without disconnecting the Model 9300 from the interface.

TYPE 5368 AMPLIFIER OPERATION

The operation of these write amplifiers is identical to that of the Type 5366 Four Channel Write Amplifier module described above.




## Model 9100.9300. <br> Multiple Transport Adapter, Type 4147.

 Optional Connector Configuration




Interface Control Type 4842 ,
(General with Edit) Schematic Diagram



$\times$ rsu







APR Pushbutton Control
Type 4843,


Control Terminator,
Type 3841-001C.
Schematic Diagram






Test Panel Switch-Model 9100.
Type 3864, 4568, 4865,



Type 6666,
Schematic Diagram


MOTE: FOR CIRCUIT CONVENTIONS USED,
SEE MOTES TO SCHEMATIC SECTIOM.

| DASH MO | . 001 | -002 | -191 |
| :---: | :---: | :---: | :---: |
| H! AL | STANDARO | F!RR1tit | 1k. |
| R1 | 100: | 1.51 | 1 mb |
| Rt. | 1.3' | 3. ${ }^{1}$ | 18 |
|  |  |  |  |

Read Preamp-Model 9100,




A


c




## Voxth $P \leftarrow T$

$\overline{\text { WARS }}, \leftarrow T$

$\overline{\text { WOATA } 6} \backsim \longleftarrow T$

WOATAS $\times \leftarrow T$

Wbata,$\leftarrow T$

WDATA 3 2

MOTE: FON ciacult COMVEMTIONS USED. se motes to schematic section.

Data Terminator,
Type 3860-0018,
Schematic Diagram



[^0]:    
    

