# DISTANCE RELAYS, FAULT LOCATORS AND THEIR DESIGN USING ANALOG/DIGITAL CIRCUITS

#### **A DISSERTATION**


Submitted in partial fulfilment of the requirements for the award of the degree

of

#### MASTER OF ENGINEERING

in

# WATER RESOURCES DEVELOPMENT (ELECTRICAL)





WATER RESOURCES DEVELOPMENT TRAINING CENTRE UNIVERSITY OF ROORKEE ROORKEE (U.P.)

April 1978

# CERTIFICATE

Convision that the discontation catibled 'Distance Relays, Fould Lesature cat their Design Using Analog/ Digital Circuite' which is being subsitted by Eri L.A.Derezho in portial fulfilment for the succe of the Degree of Master of Engineering in Veter Recourses Development (Electrical) of the University of Receive is a record of the condition's out whit control out by him under our supervision and guidence. The potter embedded in this discortation has not been examined for the succession has not been examined for the succession

Theo to Arther to costily that he had veried for a period of 6 antihe from 1.10.1977 to 3.4.78 for propering the discortation for Master of Ingineering degree at the University.

Dates 3.4.1978

1 1 4

78 (N.L.DEMAL) LOOTIFOF Elcet. Ingg. Doptt. University of Rosenco. ROULINE

(I. C. CHAULAT) 3.4.78 Eorder (Blootrich) U.R.D.S.C. University of Leerico. DODL TT

# ACKNOWLEDGEMENTS

I deam it a proud privilege to thank wholehwartedly and to record herein my deep sense of gratitude to Sri M.L. Deval. Lecturer. Electrical Engineering Deptt., University of Roorkee, Roorkee for his valuable guidance and encouragement. as also to Sri R.C. Chauhan, Reader, WEDTC for his timely help and guidance.

My thanks are also due to the Prof. & Head Sri O.D. Thapar and the faculty of the WEDTC for having extended to me all necessary facilities.

I have drawn a wealth of information from the several references listed and I thank the authors concerned for having utilized their material freely.

Lastly I am highly grateful to my parent organisation, the Karnetaka Electricity Board, Bangalore for having deputed me to the WEDTC, University of Roorkee for undergoing the training course and the Master of Engineering degree course.

× . K.

L. A. NORONHA Asstt.Engr.(E1),KEB on deputation at W.R.D.T.C., University of Roorkee, Roorkee(U.P.)

ROORKEE

Deted: 3.4.78

# <u>c o d 8 b d 8 e</u>

# Phoe 9

CHAPTER	I	ALTERODUCTION 9 - 9
CHAPTE	11	LIFLAY ELEMENTS THE IR TYPES AND INCLUT DEVELOF. THITS IN DISTANCE ELEMANNG 4 - 29
	2.1	Introduction
	5.2	Elcotranguotic rolayo
	2.3	Elcotrento roleyo
	2.4	Statte rolayo
	2.9	Resent devolopmento in Diotoneo Protection
	2.6	Ceneluciono
CHAPTER	III	CHARACTERISTICS OF DISTANCE HELAYD 26 - 68
	9.1	Distance relays as comportions
	3.2	Clossfication of comparators
	9.9	Conventional or Electronugnotic Giotence roley cheresteristics
	9.4	Cherectoriotics of static roleys
	5.5	Speakal oheresteristics
	9.6	Loloy roopence
	9.7	Dooirablo obcrectoriotico for Osoteneo roleyo
	9.0	Ceneluolono
CHAPTER	IV	PAULY LOCATORS - THEIR DEVELOPATIZE, TYLES AND THEIR REQUIREMENTS E9 - 116
	4.1	Introduction
	4.2	Dovolopcento in fault Locatoro
	4.9	Echaroncing Soult locatoro
	Q.Q	Pault locators based on measurant
	4.9	Cround fault locators bacad an nonourenents of residual currents
	4.6	Pault Locatoro voing noutral constaro
	4.7	Poult location using standing voro nothedo
	0.0	Foult locators using frequency modulation mothods

- 4.9 Foult locatoro baced on mecourchest of impodence
- 6.10 Poult locatoro bacca en monsurcacent of industanco
- 4.19 Delco portion fault locatoro
- 4.12 Pouls locator wing negative coquence
- 4.19 Use of transistors in fault locators
- 4.14 Gervoy of nois typos of feult locators
- 4.15 Exportence of a fault locator in acrvice
- 4.16 Bocomo for rookrietod uso of foult locatoro
- 4.17 Dogulacianto of a lault locator
- 4.18 Copubility of a fault locator
- 4.19 Concluciono
- CHAPTER V DEGIGE AND DEVELORATING OF THE DISEANCE MELAY ALONG WITH THE PAULE LOCATOR USING ANALOG/DIGITAL CIECUITS

· 1977 - 1771

- 5.1 Introduction
- 5.2 Moonsing United
- 5.9 Binary, Dooinel and Octol nurbero
- 5.0 Binory codor
- 9.5 Decloca Algebra and gateo
- 5.6 Arithootic offenito
- 5.7 Intograted circuito
- 5.8 Cloopfication of logic article
- 5.9 Multivibratoro cas filp-flopo
- 5.10 Baolo Blockraite countero
- 5.19 Operational coplassor
- 5.12 Doolca of the proposed Poloy cad fault locator
- 5.13 Deceription of the elreultry
- CHAPTER VI COLOLUSIOIS

··· 172 - 97:

174 - 18

HEFFRINCES

# LACE OF ADERVIATION

.

IV	Kilovolto
£¢	ROOS
P.7°0/p.%.*0	Potential Arcaofereoro
∇.2°0/∇.∿'0	Voltoso tecnolardoro
0.2./0.0	Curront transcrourd
oca'o	over current rolayo
900/900	constant out out a sold
D/B	Reolotaneo
X/11	Locolares
8	Inpolenco
IHV/o.h.v.	Catro Al Ca voltaco
H.V./h.v.	TACA VOLOGO
0°0°	olternothing current
4.0.	Barcot current
CEO	Cotheto Day Ocelllograph
8.0./0.0.	Dicers Clacult
0.C./0.6.	Open elecuts
8.20	FCALO Progrady
KHB	Relo Horto
nor./nin.	Mondown/Ninsown
20	MAILAccorneo
0+ <u>3</u> +	തലൂർ
X .C .	church execute
\$.0.	01 \$0 <i>4</i> 0
D.2.2°0	Normotemotivo sereco
0.0.8.0	olcotratolivo larcoo
$\nabla \Delta$	Vol Conceo

#### CHAPTER - 1

#### INTRODUCTION

1.1 The huge capital investment involved in a power system for the generation, transmission and distribution of electrical power is so great that proper precautions must be taken to ensure that the equipment not only operates as nearly as possible at its peak efficiency but also that it is protected from faults and accidents ensuring thereby reliability, dependability, uninterrupted service of quality and loss of revenue. This fact has all the more been accentuated by the complexity of system designs involved by large scale interconnections coupled with it's associated problems of stability, autoreclosing, faster fault clearing times, higher degree of accuracy, speed and sensitivity.

1.2 Transmission lines have air as it's principal insulation in addition to an insulation of a high resistivity material such as porcelain which is used as a mechanical support to the structure carrying the line conductors. Air insulation can be accidentally short circuited by birds, rodents, snakes, kitestrings, tree limbs, creepers etc. or reduced in insulation strength by ionisation due to lightning, corona etc., Porcelain insulators may be bridged by moisture with dirt or salt and can become cracked. They may even flashover due to atmospheric pollution such as is caused by dust and soot deposits. Other disturbances to the system may be caused by power swings, loss of synchronism etc. 1.5 The protection of transmission lines against all eventualities has been and is still engaging the attention of power and relay engineers to attain the art of perfection in the protection of transmission lines and so also has been the continuing development in the field of transmission line fault locators. This is very much true as line patrolling to locate a fault on an overhead line is time consuming, expensive and moreso in bad weather, rough country on long extra high voltage lines.

1.4 This dissertation therefore reviews the development in the field of transmission line protection with particular reference to distance relaying and fault location methods. The possibilities in the development of a distance relay along with a fault locator using analog and digital circuits has been indicated.

1.5 The historical development of relays, both conventional electromagnetic and static have been briefly discussed and dealt with in Chapter II, as also the recent trends in the application of microprocessors, minicomputers and on-line digital computers for distance relaying purposes.

1.6 The characteristics of electromagnetic distance relays and of the static distance relays are dealt with in Chapter III, along with a discussion on the desirable characteristics of the distance relays.

1.7 The historical development of the fault locators, their different types that have been used and are being used, is treated in Chapter IV. The requirements and capabilities of a fault locator as also the necessity of having a fault locator in service have also been spelt out in the said chapter.

1.8 The design possibilities in developing a distance relay along with a fault locator having a digital display which indicates directly the distance to the fault is detailed out at the end in Chapter V along with the required circuitry. A resume of digital principles and applications of the same for developing the relay and the fault locator is treated in the earlier part of the said chapter.

1.9 The conclusions drawn from this dissertation and the scope for further work is made known in Chapter VI.

#### CHAPTER-II

4

# RELAY ELEMENTS THEIR TYPES AND RECENT DEVELOPMENTS IN DISTANCE RELAYING

#### 2.1. INTRODUCTION

The earliest form of protection was the fuse which still today is in use on distribution circuits and lines because of its simplicity and cheapness. It however suffered from the disadvantage of not only requiring replacement before power supply could be restored but also lacked in speed of operation, selectivity, discrimination etc., and was therefore replaced ultimately by electromagnetic relays.

# 2.2. ELECTROMAGNETIC RELAYS

### 2.2.1. Early development

The earliest form of electromagnetic volues were of the attracted armature, solenoid and plunger, hinged armature and balanced beam types. These relays have a tendency to operate inadvortently on sudden charges in circuit conditions and as measuring units are handicapped by inherently low resol/pick up ratios<sup>(1)</sup> The attracted armature type relays are still used for all auxiliary relays such as annunciators, semaphore indicators, alarm relays otc., The balanced beam type relay has been used extensively for high speed differential relays and impedance relays. This relay provides a very fast clearing time of the order of one cycle but tends to overreach on faults, has a low resetting value compared to it's operating value and is succeptible to the transients due to the asymmetrical d.c. in the current wave<sup>(1)</sup>. It may, however, be stated that the balanced beam type is a simple and commical rolay and as such has been extensively used in the relays manufactured by H/3 Brown Boweri Ltd.<sup>(2)</sup> and H/S ASEA<sup>(3)</sup> with improved designs.

#### 2.2.2. Subsequent Development

As power systems increased in size and complexity it was necessary to employ more precise relay mechanisms with selectivity on an inverse current basis. This was achieved in the induction disc watthour meter which was converted into a relay by substituting contacts for the indicating register. This resulted in the inverse time overcurrent relays which are still in use today, although in an improved form.

2.2.3. The induction relay in it's improved form has a cup shaped armsture and is made for fast operation with reasonable immunity from system transients and it's drop out is within a few percent of it's pick up so that it is used where normal and abnormal conditions are very close to oneanother. These relays can be of the 2 or 4 pole single phase or 8 pole 5 phase or a split cup 4 pole unit with shaded pole arrangomente<sup>(1)</sup>. The 4 pole induction cup relay has been widely used by M/S General Electric Co., and M/S Westinghouse Co. Ltd. of U.S.A.<sup>(4,5)</sup> and as well by M/S English Electric Co., of India Ltd., Hadras<sup>(6)</sup> for distance protection owing to the following advantageo such as

- (i) high open of operation,
- (ii) absence of second harmonic torques due to transionts as is encountered in the balanced beam type,
- (iii) low burden on C.T's and V.T's,
- (iv) uniformity in the torque produced during the period of operation.

2.2.4. The 8 pole induction cup relay was first developed and used as a polyphase distance relay(7) in 1937 and was subsequently improved upon by Beeman and Beard in 1941. It was in 1934 that A.R.Von C. Carrington<sup>(8)</sup> attempted to reduce the number of relays by switching the proper voltages on the occurrence of a fault by means of a phase selector rolay which discriminates between different types of fault. The involvement of a phase selector relay, did not find much practical use, for it's applicability. It was however in 1954 that the first polyphase distance relay developed by Gavenko, Popas and Sapiro<sup>(9)</sup> to operate correctly on all interphase faults was applied to actual systems. In 1948<sup>(5)</sup>. M/S Westinghouse Co., Ltd. developed a polyphace relay for phase faults only and was subsequently modified to the K-Dar Componsator distance relaying scheme to cover all types of faults. The switched reactance relays to cover both phase and ground faults is used currently in the SSRBJV English Electric Relays<sup>(6)</sup>.

#### 2.2.5. Salient Features of Electromagnetic Relays

The saliont features of electromagnetic relays used currently for distance protection may be summarised as follows -

(1) positive operation because of rigid specifications and quality control in the design and manufacture of contacts, coils, bearings and other mechanical components backed by over 50 years of experience in manufacture.

(ii) consistent operation as proved by field experience (iii) fast operating time of the order of  $1/\frac{1}{2}$  cycle.

- (iv) their use as back up relays in connection with carrier protection schemes.
- (v) apathy on the part of power engineers in our country to go in for static relays but to roly heavily on electromagnetic rolays moreso cut of conservatism to depend upon time proved performance, experience gained in their application, testing, maintenance and also perhaps due to lack of knowledge of electronic and transistor circuitry to which our elder engineers never had an opportunity of being expessed to, either, in their curriculum or in the field.

## 2.3.1. ELECTRONIC RELAYS

2.3.1. Early Dovalopment

It was realised as long back as in 1948 in a paper<sup>(10)</sup> presented by R.H. Me Pherson et al that the development in system design, high speed reclesing problems connected with stability and the increasing demand for higher degrees of accuracy, speed and dependability have accentuated these problems to a point where the inherent limitations of electromagnetic relays are raising barriers for the achievements of the desired goals. The increasing use of electronic circuits coupled with the great strides made by electronics in nearly every field of engineering and the widespread interest in electronic devices of all kinds, pointed out the way to protection engineers to use electronic means for lifting these barriers. The said paper reports that it was in 1927 that Hr. A.S. Fitzerald developed an electronic pilot relaying system to evereme the limitations of pilot wires when

.7

operating over long lines. The scheme was abandoned because of the short life and the high cost of the tubes available then. But a somewhat similar scheme is still in use today in the phase comparison carrier current relaying. In 1931, Holf Hidoroe (11) of Horway developed electronic circuits for most of the common protective relays using thyratron tubes wherein the undervoltage. over current, power directional and distance relays used input circuits consisting of transformers, metal rectifiors, linear resistance, inductance, capacitance elements to sum up and compare functions of system voltage to form a resultant single voltage for operation of the thyratron tube relay. In 1932, in the U.C. a laboratory sample reactance relay was built and tosted but was not developed further (10), because the electromagnetic relay was fully adoquate for the moods of the industry and no stops were taken to put the electronic relay into production. This type of electronic relay was built because it embodied all the common rolay principles in a single rolay and hence presented all the problems of the different types such as over current, under voltage directional, differential and distance relays. The experience gained from this development was destined to become valuable for all future developments.

2.3.2. Carrier rolaying wis the principal source of experience with tubes. In the early days, tubes had an irregular life, required frequent replacement and led to the general impression that the tripping of the circuit breaker should not be dependent upon the operation of the tube. The gradual improvement in tubes and replacement averaging once a year reduced skepticism that

tripping via tubes was not acceptable. The interest in electronic tubes was all the more aroused with the advent of long life tubes, consistent operating time as well as consistent low operating times even at low currents for more effective use of instantaneous reclosing. It was also realised that the lack of inertia, in tubes unlike in the case of electromagnetic relays which tends to operate the relay at the remote end of a fault more slowly, would enable an electronic relay with an operating time totally independent of the magnitude of the current or location of the fault and consequently would also enable simultaneous tripping of the breakers at both ends of the line.

2.3.3. The first relay using thermonic values was described by Ms Pherson et al<sup>(10)</sup> and was applied for distance protection, wherein the line voltage was compared with the line current and consisted of a gulsing circuit, measuring circuit and the tube circuits. The pulsing circuit was used to generate a pulse at the moment of maximum line voltage and the pulse was used to overcome a large grid bias of the tube allowing it to conduct. The measuring circuit was the sonsitive element which made responsive to signals emanating both from the pulsing circuit and measuring circuit. The response of the tube circuit initiated the tripping signal when the impedance being measured fell below the sot value of the relay. The operating time of this relay was found to be instantaneous and the burden negligible. 2.3.4. Subsequent Developments

In 1954, Borgseth<sup>(12)</sup> published a paper on direct phase comparison distance scheme using a diode co-incidence circuit.

In the same year Kennedy<sup>(13)</sup> described an electronic carrier relaying scheme using no electromagnetic relay and even the tripping was performed by the use of a heavy duty thyratron. A resume was also given in the same year by A.R. Van C. marring $ton^{(14)}$  on electronic protective relays.

#### 2.3.5. Reasons for non use of electronic relava

disctronic relays however did not find much favour with power engineers though used extensively for carrier communication and relaying principally on account of:

- 1) large volume of space occupied in assembling the circuitry and its cost
- ii) fragility of electronic tubes and components
- 111) uncertainty in the operation of the tubes
- iv) requirements of anode supplies and cathode heater requirements.
- v) problems encountered to ensure correct operation during transient conditions, and
- vi) the inability of electronic circuits and relays to surpass the quality and reliable performance of the well established and cheap electromagnetic relays which were backed by several years of proven field experience.

# 2.3.6. Operational advantages of Electronic relays

Those relays operationally claimed to have the following advantages:

- 1) low burden on C.T's and V.T's since operating power is from an auxiliary d.c. supply.
- 11) absence of mechanical inertia and contact bounce.

iii) vory high speed of operation - almost instantaneous
 iv) low maintenance, owing to the absence of moving parts.

#### 2.4. GRATIC RELAYS

# 2.4.1. Definition of a static relay

The ASA definition of a static relay as published in IdEd Committee Report<sup>(35)</sup> is " A relay or (relay unit) in which there is no armature or other moving element, the designed response being developed by electronic, solid state, magnetic or other components withoutmechanical motion ".

2.4.2. As such a static protoctive relay refers to a relay in which the measurement or comparison of electrical quantities is done in a static network which is designed to give an output signal in the tripping condition when a threshold condition is passed. The output signal operates a tripping device which may be electronic somi-conductor or electromagnotic.

# 2.4.3. Classification

Static rolays are classified according to the type of the measuring unit or the comparator and are as follows :-

- 1) Electronic rolays
- 11) Transductor relays
- 111) Rectifier bridge relays
- iv) Transistor rolays
- v) Hall offoct relays

# vi) Gauss effect relays.

Amongst the above rolays, the transistorised rolays and rectifier bridge relays are the most widely accepted type of static rolays so much so that the word static relays is synonymous with transistorised and semi-conductor relays<sup>(15)</sup>. Accordingly though electronic relays do fall in the domain of static relays they have been described earlier to review their historic development. Somi-conductor devices have overcome the limitations of thermionic tubes and have eventually taken the pride of place of being described as static devices.

# 2.4.4. Advantages of static rolavs

In 1962, M.Kaufman<sup>(16)</sup> reported the opinion of a committee of experts constituting the countries represented by Belgium, France, Germany, Foland, Switzerland, Sweden, U.K. and U.S.A. conferring the following advantages upon static relays over the electromagnetic relays and arc.

- 1) quick rosponse, long life, high resistance to shock and vibration
- 11) quick reset action a high reset value and absence of oversidet which is easily achieved because of the absence of mechanical inertia and themal storage.
- iii) No bearing friction or contact troubles such as corrosion, bouncing, wear and honce minimising maintenance.
- iv) Ease of providing amplification thus enabling higher degree of geneitivity to be obtained.
- v) The low energy levels required in the measuring circuits permit miniaturisation and at the same time minimise current transformer inaccuracies.
- vi) Greatly improved pick up/ drop off ratio
- vii) The basic building blocks of somiconductor circuitry permit a greater degree of sophistication in the shaping of operating characteristics enabling the practical realisation of relays with threshold characteristics more closely approaching the ideal requirements.

- viii) Uce of printed or integrated circuits avoids wiring errors and facilitates rationalisation of batch production.
- 2.4.5. Static rolays employing transistors have their limitations and which are :
- 1) variation in their characteristics with temperature and ago
- dependence of reliability on a largo number of small
   components and their electrical connections
- 111) low short airanit time over load capacity as compared with electromagnetic relays.

It has fortunately nowbecome possible to compensate for all of the above limitations. The use of thermistors eliminate temperature error, whilst agoing may be minimized by preseaking for several hours at a relatively high temperature. The factors (ii) and (iii) listed above are the design features of the circuit and careful design can compensate if not eliminate these limitations<sup>(15)</sup>.

# 2.4.6. Dovelopment in Transistoricad relays

In 1956, C. Adamson and Wedopohl<sup>(17,18)</sup> described the development of a the distance rolay with junction transistors and was styled " Dual Comparator the type relay". The derived voltage inputs from the system fault voltages and currents were applied to a coincidence circuit. This rolay was however not exploited commercially<sup>(19)</sup>. The first wholly static distance relay<sup>(20)</sup> to be produced commercially was a transistorised version of the electronic the relay developed by the Pherson et al<sup>(10)</sup> in 1960. In 1966 K. Parthearathy developed a new 3 step solid state static rolay<sup>(25)</sup>

for distance protection and as well as a polyphase static distance relay<sup>(26)</sup>. Subcequently Sri Gupta S.C.<sup>(27)</sup> developed and designed a polyphase static distance relay in 1969 based on the principle of phase sequence measurement of the relay terminal voltages and it's performance was claimed to be much better than the earlier polyphase static distance relays. In 1970, N.M.Anil Kumar<sup>(28)</sup> suggested in his paper a polyphase relaying scheme based on phase sequence detection of the compensated voltages at the relay point and also indicated how different characteristics may be obtained by modifying the relay inputs. -Meanwhile documented work on Rectifior bridge compara-2.4.7 tors took place in Horway<sup>(19)</sup> and Germany. These basically consist of two rectifier bridges and a moving coil or polarised relay and by variation of the taps or of the comparator used, different characteristics could be obtained. Those relays are widely used today in U.K., U.S.A., Continental Europe for distance protection.

2.4.8 Static relays with conic section characteristics and quadrilateral characteristics have also been developed by A. Vitanov<sup>(37)</sup>, H.P. Whincha et al<sup>(39,40)</sup> Sri Anil Kumar<sup>(28)</sup> and others. A comprehensive treatment of these type of characteristics along with their development is given in para 3.5 of Chapter III.

2.4.9 A comprehensive literature on relays based on "Hall Effect" and "Gauss Effect" relays is given by A.R. Van C. Harrington<sup>(19)</sup>. The high cost of the Hall crystals, large temperature error and low output have prevented it's commercial

omploitation except in the USSR<sup>(15)</sup>. Similarly crystals based on Causs Effect have not been used because of it's prohibitive cost.

# 2.4.10 Banarvations in the use of Static Relave

Though static relays have soveral inherent advantages, the reservations of cortain utilities in their use have been exposed by the AIBE Committee Report in 1965<sup>(22)</sup>. They in order are

- (1) susceptibility of static relays to maloperate on transients caused by electromagnetic and electrostatic coupling.
- (11) that they have an upper and lover appiont temperature whereas electromagnetic relays operate at any temperature.
- (111) requires a reorientation in the thinking and the servicing practices of relay engineers. Often expensive test equipment is required along with the services of engineers with good electronic training.
- (iv) failure of diodes due to high voltage on pilot wires, deterioration of somiconductors due to excessive heat, failure resulting from switching surges, inductive kicks, and contact bounce of the electromagnetic relays when emergicing the trip coil of a circuit breaker.

The above objections to a large extent have been overcome and static relays are finding wide application in the relaying of EEV systems co as to provide a means for obtaining the desired overall characteristics as also to have the highest reliability and the highest possible security factor<sup>(21)</sup>. As such they are increasingly being used by several utilities abroad as the main primary protection.

#### 2.5 RECENT DEVELOPMENTS IN DISTANCE PROTACTION

The recont trend in the dovolopment of distance type 2.5.1 of protection has been by the application of on-line digital computer. They employ the predictive calculation of peak fault current and voltage from a number of compling values. Inc possibilities to emplore the avenues open for on-line digital computer ware explored by Barry J.Mann and I.F. Morrisson<sup>(23)</sup> in 1971. They have in their paper described the determination of the transmission line impedance from the peak fault current and voltage gapple values to determine the propence of a fault and have indicated their emerionees on a model transmission line followed by subsequent field tests. The scheme initially suffered from setbacks due to the prosence of d.c.transients but were successfully overcome by employing mimic impedances. Their analysis was done only for a faulted single phase line.

#### 2.5.2. Advantages of on-line digital Computors

The use of digital computers affords the following advantages in power system protection.

- (1) decreases fault clearing time
- (11) affords breaker failure protection
- (111) transient blocking
- (iv) out of stop blocking
- (v) out of step tripping

١

(vi) blocking tripping on generator dropping or load dropping.

In this context it must be hereover montioned that G.D.Rockfellor<sup>(29)</sup> in 1969 advocated the use of digital computers for protective relaying claiming that the hardware cost for a given lovel of capability has been dropping whilet the coftware cophistication and unowledge has been advancing thus making it ideally suited for the use of computers for protection wherever they are installed for data acquisition, data storage and monitoring. His paper was in the nature of a feasibility report which presented the requirements and logic of the computer to some and locate faults, the input quantities required, the speed of the computer, the storage capability and also it's reliability and economics. He also claimed that the computer speed in initiating tripping would be a man, of 4 ms for severe faults and a man of 10 ms for moderate or distant faults.

The LEEE Committee Report<sup>(35)</sup> amongst other things such as advocating colidatate relaying has also exphasised the use of digital computer to protective relaying and quoted the program developed by one utility to calculate and print out the impedances seen by relays during fault inception.

# 2.5.3. On Linn Dirital Computer Provention

A subsequent paper of Barry J. Eann<sup>(24)</sup> et al describes a digital computer programme for the protection of a 3 phase transmission line. The programme detects the prosence of a disturbance or fault, classifies the fault into one of the well known six types and using the impedance detection method described in their earlier paper clears the fault. The mode of operation is similar to an ordinary conventional distance relay in which the complex impedance of a faulted line is calculated and the value is used as the final criterion for cotabliching the presence or absence of a fault. The computer programe

dovoloped complete coquentially the three line currents and voltages at the rate of 40 samples/cycle and the interval of sampling is set by a 2 KEZeccillator. Each voltage sample is compared with the value of the provious comple and if the value difference is in excess of a specified telerance the counter of that particular point is incremented and the computer jumps into the fault determination subroutines. The aim of the subroutines is to determine which two of the R, Y, or B phaces or ground to be used to derive the equivalent single phace quantities are used for phase faults and voltages and zero sequence componented phace currents for ground faults. The authors claim that after final debugging the program was tested successfully for 1000 faults and no program indicated falcely R, Y or B or ground involvement in a fault.

G.D.Rockfeller in his subsequent paper<sup>(54)</sup> described the test results of an experimental general purpose process control digital computer, which provides high speed phase and ground distance fault protection of a 230 KV transmission line. The stored programme performs all the functions of relaying using the cutput of an analog to digital convertor which reads the instantaneous values of power system currents & voltages.

# 2.5.4. Use of Micro Programma and Mini Computera

A Report by CIGRE Committee Korking Group 01 of Study Committee No.34 (Protection) publiched in Jan. 1977<sup>(32)</sup> among other things states that recently, the heavy fall in prices on the semiconductor market and rapid progress in large ceals

intogration (LSI) tochnology has promoted further development in computer relaying. The relatively cheap microprocessors now available claim to offer economic solutions, provided as the committee report states that users are ready to pay additional capital for the improved performance which the computer relaying can give compared with conventional relays.

2.5.5. Advantages and Disedvantages of Micropressanors/Mini Computers

2.5.5.1. Significant advantages over conventional equipment is as follows :

- (1) greater sophistication of protective charactoristics
- (11) greater flexibility
- (111) self monitoring of computer hardware by diagnostic programo
- (iv) ability to validate input data and cater for missing or erroneous information.
- (v) suitable input/output interfaces to enable communication with other monitoring or control devices or the control ongineer
- (v1) high speed analogue input peripherals allow instantancous values of a.c. currents and voltages to be processed. The actual instantaneous values of coveral cycles of power frequency can be stored and printed out after a fault. This recording function provides a very valuable mans for fault analysis of post cortem review.

### 2.5.5.2 Mandrantagan

- (1) At present all inputs must be converted from analogue to digital form
- (11) computers are more difficult for usors to operate and maintain

(111) the hordware is subject to rapid obsolescence.

#### 2.5.6. Beguiromants of Computer baand Rolaving Schorag

Any computer based relaying scheme will have to meet very stringent requiremonts both as regards pover system protection and power system operation. The computer system if used as main protection will have to compose with the present analogue devices having operating times ranging from 1/2 to 14 cyclos. Novertholoss in the back up mode of protection. the speed will naturally be not because of the inhorent speed of operation of computers. Selectivity improvements will require better modelling of the characteristics of the protected power system plant and a larger tolorance to errors that may be present in the input information, if conventional instrument transformers are to be used as input cources to computer baced relaying systems. The technique of measurement, the algorithms used and the hierachy of the system must be such that a greater cortainty of operation is available as compared with what can bo achieved with modern analogue techniques and equipment. The total reliability of the computer system must be proved to be equal to or exceed the reliability of existing devices that perform similar duties. A margin in favour of the latter devices will automatically lead to a delicate balance between improvements as regards power system protection aspects and drawbacks

from the system operation point of view. The downtime of the computer must be kept down to a minimum. The quality of the hardware and it's compatability with power system environment must be assessed with the utmost care and the software must be thereughly checked to avoid programming errors or program degradation. The true cost of a computer based relay system is rather difficult to assess and especially so if the relaying tasks form only a part of the activities of a larger computer installation.

#### 2.5.7. Types of Computerised Versions

The present computing computer vorsions in the market are the mini computers and microprocessors.

# 2.5.8. Mini Computera

Mini computers have been available since the early part of 1960's and the recent ones are fast, with a cyclic time of the order of intensee, are powerful in calculation and are casy to handle because of their highly developed coftware. It's initial hardware cost is rather high and it can perform only one arithmetic or logic operation at a time. This makes it difficult even with sub microsecond memory cycles to match the speed of modern solid state relays that work in parallel. In order to prevent hardware failures it is absolutely necessary to provide for duplicate computer systems and as such it's cost is one order of magnitude higher than that of conventional relays.

#### 2.5.9. Micro Progossora

Micro processors have been on the markets for about four years. They have lower processing power than mini computers, but their lower cost permits them to be used as dedicated devices which work in parallel, each performing only a limited number

of functions. This system has the advantage of less complexity and therefore higher reliability.

#### 2.5.10. Solution to Relaving Problom

The mathematical treatment and the colution of relaying problems related to the protection of transmission lines/feeders depends to a large extent on whether the measurement is being carried out with the knowledge of only local quantities or whether information is available from other parts of the power system and or whether provision can be made to minimize the influence of unwanted frequency components in a signal without penalising the operating time and the characteristics of the computer to be used for the task.

The majority of the work dono on computers in the field of protection is on & fcodors. This is partly because of the relative simplicity of the equation describing the protected object.

The feeder protection based on inductance-resistance or impedance measurements can be achieved by a number of different techniques. R. Ponelot presented in his paper<sup>(33)</sup> a method employed in the formulation of a protection programme which is as follows :

- (1) Fault detection
- (11) Selection of faulty phases
- (111) Line 1, distance
- (1v) Disconnection

In 1975 A.M.Ranjbar and B.J.Cory of the Imperial College, london<sup>(30)</sup> proposed digital methods for the protection of long e.h.v. lines on transient faults and the method suggested is the accurate determination of the resistance and inductance of the line so that any number of harmonics on the current and voltage waveforms are eliminated. The authors claim that this method is suitable for the distance protection of transmission lines so as to clear the fault in the first cycle of it's occurrence and the method is claimed by M.Chamin & G. Ziegler<sup>(32)</sup> in the elimination of harmonics of any order by successive integration over particular time intervals.

In 1973, Hope and Unamahoshwaran<sup>(34)</sup> have also shown that the offects of harmonics can be totally eliminated by using Fourier Integral method using orthogonal pair of functions. Such as sine, cosine functions, odd and even square waves.

# 2.5.11 Other Application of Computer

The other important computer applications are that the result of state estimation programs can be used for automatic adjustment of relay settings to the actual load flow and infeed conditions and to mark splitting points for load loss minimisation. Automatic adjustment of operating settings to a new system configuration, for instance, after a major breakdown it will help maintain consitivity and improve coloctivity during notwork restoration.

#### 2.6 CONCLUSIONS

The trend in the development is to return to protective equipments similar to well known conventional equipments but with operation in a digital mode. Software packages have been

doveloped for nearly all protective functions, the majority boing, however, only a transposition of analogue relay funetions into digital form<sup>(32)</sup>. It must novortholess be emphasized that the application of computers to relaying tasks requires careful study of the power system environment with particular reference to the effects of electric and magnetic interference and to maintain programs of both software and hardware. Servicing has however been rendered eactor by relatively simple incorporation of solf checking features for fast and accurate fault To have a on-line digital computer exclusively for diagonosis. protective relaying will work out to be a very costly affair If a computer is installed for other purposes, then the functions of protective relaying may be achieved without any entra cost. The use of microprocessors and mini computers exclusively for protoctive releving is equally a costly affair particularly in our country where these have to be imported.

The following lines from A.R. Van C. Harrington's book<sup>(1)</sup> will sum up the development and trends in relaying. It is clear that the future of protective relays still holds an interesting challenge to engineers, since the technique of automatic protection has by no means settled down to a prodictable patterne in fact the mumber of uncolved problems seems to increase each year.

#### CHAPPER-III

#### CHARACTERISTICS OF DISPANCE RELAYS

#### 3.1. DISTANCE RELAYS AS COMPARATORS

All distance relays whether of the electromagnetic or of the static type are basically comparators and they operate when an electrical quantity of the protected circuit either changes from it's normal value or changes its ratio and or phase relation with respect to another electrical quantity of the circuit. The comparison is usually made in the relays by turning the electrical quantities into forces, torques, m.m.f's. or e.m.f's. proportional to the two quantities compared.

#### 3.2. CLASSIFICATION OF COMPARATORS

Rolay movements are distinctly associated with the characteristics of the relay and accordingly the movements are classified into two groups<sup>(1)</sup> -

1) Amplitudo Compratoro

Eg. a) Balancod boam rolay

- b) Induction disc element with shadod pole driving Engnots
- c) Opposed rectifier bridges
- d) Tracticotor rolays

# 11) Phase Comparators

- Eg. a) Induction cup rolay
  - b) Induction dice element with watthetric type of driving magent

- (c) Induction dynamomotor
- (d) Polarisod roctifier bridges
- (o) Hall offect crystals

Babically an inhoront amplitudo comparator becomes a phase comparator and vice versa 1f the input quantities are changed to the sum and difference of the original two input quantities. A comprehensive treatment of this appet is given in reference cited He.(1).

# 5.3. CONVENTIONAL OR ELECTROMAGNETIC DISTANCE RELAYS-CHARACTERIS-

5.5.1. The two input quantities in these relays produces a torque in co-operation and the equation for the characteristic of the relay at the threshold of operation under stocky state conditions when plotted on a diagram where are are  $|\frac{B}{A}|$  Cos  $\phi$  and  $j|\frac{B}{A}|$  Sin  $\phi$  is of the form

 $\mathbb{E} |A|^2 - \mathbb{E} |B|^2 + |A| |B| \cos(\phi - \phi) - \mathbb{E}^* = 0$ 

Whore A and B are the two electrical quantities being compared,


K and K' are scalar constants

R'' is a constant representing a bias which is a mechanical restraint.

Q to the phase angle between A and B

0 16 a prodotorminod fined angle which in those relays 10 the value of Q which provides manimum relay torque.

The above equation represents all the circular and straight line characteristics of electromagnetic distance relays, as obtained from two electrical input quantities.



It must however be montioned that R'' is a finite quantity in single quantity relays ( level detectors) but is made substantially zero for comparators. Thus we have for distance relays the above equation to be of the form<sup>(1)</sup>

Dividing throughout by R'A<sup>2</sup> to have

$$\frac{K}{R^{*}} - \left|\frac{B}{A}\right|^{2} + \left|\frac{A}{B}\right| \frac{Coo(0-0)}{R^{*}} = 0$$

Adding  $\left(\frac{\lambda}{2k'}\right)^2$  to both sides of the above equation and reerranging torms we have

$$\frac{|\frac{B}{A}|^2 - |\frac{B}{A}| \frac{Cos(0-0)}{R'} + \frac{1}{2R'}|^2}{R'}$$
  

$$= \frac{R}{R'} + \frac{1}{2R'}|^2$$
  

$$= \sqrt{\frac{1 + \sqrt{1 + \sqrt{1 + 1}}}{2R'}}$$

The above is the equation of a circle on a complex plane having  $|\frac{B}{A}|$  cos  $\phi$  and  $j|\frac{B}{A}|$  ain  $\phi$  as co-ordinates, the radius being  $\sqrt{\frac{1+\phi A}{2R^{\prime}}}$  and the centre at  $\frac{1}{2R^{\prime}}$  from the origin and at as angle 0 from the reference axis (Refer Fig.3.0). The axes have been designated as  $|\frac{B}{A}|_{p}$  and  $j|\frac{B}{A}|_{q}$  for  $|\frac{B}{A}|$  cos  $\phi$  and  $j|\frac{B}{A}|$  sin  $\phi$  respectively. In the cases of distance relays A will be current and B the voltage and the coordinates of the diagram will be  $|\frac{V}{A}|$  cos  $\phi$  and  $j|\frac{V}{A}|$  sin  $\phi$  or R and jX. The diagram in which the characteristic is plotted on R and JX as co-ordinates is called the impedance diagram or the complex impedance plane or 2-plane. Similarly if  $|\frac{\Lambda}{B}|$ is plotted the diagram has coordinates G and JB and the diament is called the Admittance diagram or Y-plane.

Admittance is the reciprocal of Impedance so that Y2-1 3.5.2. Honce if the locue of Z is a circle, then the inverse of it is a straight line parallol to the real axis (51). Again by inversion we have that if the locus is a circle on one plane, then the locus will also describe a circle on the inverse plane except in the special case when the cicle pasces through the origin in which case it will be a straight line. Thus from the general oquation of the electromagnetic distance relays we have their characteristics described by circles or straight lines, when drawn on the impodance or admittance plane. The relay operates if the tip of the impedance voctor on the impedance plane which 10 dotormined by the ratio of voltage and current applied to the rolay torminals is placed within the limit of the region of conplon plano limited by the rolay characteristic. When the tip of the impedance vector 18 moved to another part of the complex plane, the rolay does not operate if this part is outside the limits of the characteristic equation in question.

# 5.3.5. <u>Classification of cleatromanetic relays based on their</u> Charpetoristics

It is by considering the operating characteristics drawn in the complex plane we can distinguish or rather classify the following main types of electromagnetic distance relays.

29

9.3.3.(1) Non directional distance relay with a circular Centre at characteristic with its origin called the 'Impedence Relay '. Thus in the balanced beam type, if we substitute the current I for A and the voltage V for B we have the relay to operate when

$$|z| < \frac{|\overline{K}|}{|\overline{K}|^2}$$
or  $|\overline{X}|^2 < |\overline{K}|$ 


$$|\overline{X}|^2 > |\overline{K}| |V|^2$$

The above is the equation of a circle with origin at contre and radius equal to  $10^{10}$  K .

Such a rolay is set to operate when the impodance measurvey the rolay is less than the impodance of the protected line AB rof. Fig. 3.1.

5.5.5.(11) Non directional distance may with a straight line characteristic parallel to the real axis or (R-axis) in the impodance plane called the ' Reactance Rolay.

In 1928, Mr. A.R. Van C. Marrington developed the first induction dise type distance rolay which had a reactive VA magnet instead of the usual potential restraining magnet, and subsequently in 1954 it was improved to the 4 pole induction cup inctead of an induction dise to design the first high speed reactance rolay. Two opposite poles had current windings, while the other two had opposed current and potential windings such that by substituting in the general characteristic equation (1),  $\Lambda = I$ ,  $B = V_0$ , K' = K''=0,  $\theta = 90$ . We have



 $II^{2} + VI \cos (\phi - 90) = 0$   $II^{2} - VI \sin \phi = 0$   $II = V \sin \phi$   $\frac{V \sin \phi}{I} = K$ The relay operator when  $\frac{V \sin \phi}{I} < K$ i.o. when K < K. the oblaic setting

#### of the rolay

This equation gives a straight line characteristic Fig.3.2 3.3.3.(111) The directional distance relay with a circular characteristic, passing through the origin called the ' The relay' or the Admittance Relay.

This relay was developed in 1952 by Mr. A.R. Van. C. Warrington. The relay measures a component of admittance Y/0 and the relay is also known as the Angle Impedance relay in U.S.A.

In this roley a 4 pole induction cup had potential windinge or two opposite poles and or opposed current and potential windinge on the other two poles.

Thus in the general characteristic equation A = I, B = V, E,E<sup>(1)</sup> = O

> $-II'V^{2} + VI \cos(\phi - \theta) = 0$ or I Cos ( $\phi - \theta$ ) = II'V = 0  $\frac{I}{V} \cos(\phi - \theta) = II'$  $\frac{1}{V} \cos(\phi - \theta) = II'$

$$Z = \frac{1}{K^{2}} \cos\left(\phi - 0\right)$$

or  $2 = \mathbb{E} \cos(\phi - \theta)$ 

The above is the equation of a circle passing through the origin vide fig.3.3 The relay operator when Y cos ( $\phi - \theta$ ) > If or when Z < I cos ( $\phi - \theta$ ).

5.3.3(1v) Ohn Roley

This rolay measures a particular component of the Impedance 2/9. The threshold characteristic is a straight line on an impedance diagram fig. 3.4 i.e. in the general characteristic equation


 $K^* = K^{**} = 0, \quad A = I, \quad B = V,$   $KI^2 - VI \cos(\phi - \theta) = 0$   $K = \frac{V}{I} \cos(\phi - \theta)$ or  $2\cos(\phi - \theta) = K$ 

The relay operator when  $2 \cos (\phi - 0) > R$ . It is seen from the above that the reactance relay is a particular case of the ohd relay when the relay measures  $2/90^{\circ}$ .

#### 9.3.3.(v) Offect Hhe Rolay

This is the term given to a roley whose circular characteristic in an impedance diagram does not pass through the origin, vide fig.3.5. This characteristic is obtained by adding current bias to a the roley. The bias provided an entry  $I^2$  term and the general equation would be of the form

 $||I|^2 - ||V|^2 + |V| |I| \cos (\phi - 0) = 0$  and this represents a circl of radius  $r = \sqrt{(1 + 4)d(9)/2K'}$  and contro at a distance from the



origin given by  $C = \frac{1}{2K} - \frac{1}{0}$ . The offset the relay characteristic when plotted on an Admittance diagram is again a circle but its radius and distance of the centre from the origin are inversely related to these of the circle drawn on an impedance diagram.

The off cot of the impedance circle is secured as described above by adding to the line potential a biassing potential  $IZ_{b^{p}}$  proportional to the current, which has the effect of noving the characteristic impedance circle bodily by an amount  $IZ_{b^{*}}$ . Thus in the mac rolay characteristic substituting (V +IZ<sub>b</sub>) for V we have

-  $\mathbb{R}^{\bullet}$   $(\mathbb{V} + \mathbb{I}\mathbb{Z}_{b})^{2} \Rightarrow (\mathbb{V} + \mathbb{I}\mathbb{Z}_{b}) \mathbb{I} \cos (\phi - \phi) = 0$ 

Dividing throughout by I<sup>2</sup> we have

$$-\pi_{*}(\frac{1}{\Lambda_{5}} + \frac{1}{5\Lambda_{12}}) + \frac{1}{2_{5}^{p}}) + (\frac{1}{\Lambda_{1}} + \frac{1}{12}) + (\frac{1}{\Lambda_{1}} + \frac{1}{12}) \cos(\phi-0)$$

$$- K^{*} (Z^{2} + 2ZZ_{b} + 2Z_{b}^{2}) + (Z + Z_{b}) \cos (0 - 0) = 0$$

$$- K^{*} (Z + Z_{b})^{2} + (Z + Z_{b}) \cos (0 - 0) = 0$$

$$(Z + Z_{b}) \left[ -K^{*} (Z + Z_{b}) + \cos (0 - 0) \right] = 0$$

$$K^{*} (Z + Z_{b}) + \cos (0 - 0) = 0$$

$$K^{*} (Z + Z_{b}) = \frac{\cos (0 - 0)}{K^{*}}$$

$$Z + Z_{b} = \frac{\cos (0 - 0)}{K^{*}} - Z_{b}$$

This shows the characteristic equation is similar to that of the Who relay encopt neved by the impedance 2, ref.Fig.3.5. The biassing potential is obtained by introducing a reactor in the current circuit.

-2.

#### 3.3.4. Boncial Distance Rolay Characteristics

The following are various ways in which the standard impedance, admittance and reactance can be modified. These modifications were done so that the distance relays develop better telerance to fault resistance, and less susceptibility to power swings.

## 3.3.4.(1) Hedifind Incedance Roley


The standard impodence rolay characteristic can be neved outwards along the R-axis by current biassing the potential circuit with the Ir drop across a resistor so that it has more telerance for fault resistance as shown in figure 3.6. The maximum possible offset is when the circle passes through the origin. Biassing may also be done in the -X direction as well as in the R-direction so that a bigger impedance circle results which tends towards a reactance characteristic. Thus in the general charactoristics equation of an Japedance relay, introducing the Ir bias changes the equation to

> $|\mathbf{RI}|_{5} - |\mathbf{A} + \mathbf{IL}|_{5} = 0$  $|\mathbf{RI}|_{5} - |\mathbf{A} + \mathbf{IL}|_{5} = 0$

Dividing throughout by - I<sup>2</sup> to have

 $Z^2 + 2Zr \cos \phi - R^2 + \gamma^2 = 0$ 

The above is the equation of a circle passing through the origin with its centre on the R-axis and distance rfrom the origin if r = R obset.



### 3.3.4.(11) Conductance Rolay

By suivalling the she rolay characteristic in the loading direction, clockwise in the impedance diagram its telerance to fault resistance can be increased with less vulnorability to power swings in the modified impedance rolay. In the limiting position along the R-axis it becomes a " conductance Rolay". In the conductance rolay there is no change in the balance equation from the she rolay, i.e.  $Z = K \cos(\phi - \theta)$  except that  $\theta$  is now zero instead of the normal value of  $60^{\circ}$ , but the obmic setting of the relay has to be multiplied by  $Z/(\cos \phi)$  so that the impedance cycle will still pass through the ohmic. value  $2/\phi$ . Refore Fig.3.7 for its characteristic. 3.3.5. Switched Distance Rolaya

Theoretically, four fault detoctors and 18 measuring units are required for providing three time distance stope for the ten variaties of phase to phase and phase to ground faults. The cost and the space required for installing such largo units has been reduced in practice by using measuring units for more than one purpose.

The number of measuring units is cometimes reduced to three by using the same set for phase and ground faults. The distance measuring units in modern schemes of this type are normally connected for phase faults, that is with dolta potential and delta current and are switched to we connections only when a single phase to ground fault occurs. A scheme of this type

provides immediate clearing of inter phase faults and a small delay in clearing single phase to ground faults. Movetheless, the economy of using a single measuring unit has to be balanced against the following effects.

- (a) time delay required for the fault detectors to access the type of fault
- (b) complete loss of protection if the switching contacts fail
- (c) possible wrong tripping if the type of fault changes during operation of the rolay ( effect of wind upon arc)
- (d) inaccuracy due to differing phase impodance ( offect of unsymmetrical transposition of conductors)
- (c) possible reduction in reliability due to dependence upon a number of contacts in series.

The Delta-Wye switching is used for distance relays of the impedance or admittance type with the timing unit started by a poly phase over current or who type fault detector for phase faults and by a residual current or power relay on ground faults.

The inter phase switching consists of one unit for phase faults and one for ground faults, these units being switched to the appropriate phase or phase pair by the fault detectors. Thus the phase and ground protection are two separate schemes.

Poly phase distance relays are no doubt ideal for protecting a polyphase system than single phase relays, but so far it has not been possible to devise the circuitry for obtaining uniform performance on all types of faults<sup>(1)</sup>, though considerable offerts have been made in this direction by Gupta<sup>(27)</sup>.

#### 3.4. CHARACTERISTICS OF STATIC R RIANS

3.4.4. The measurement of impedance, reactance or angle admittanco in static rolays is dons by the comparison of two different input combinations of current and voltage which result in circular or straight line characteristics as explained in the earlier part of this chapter under electromagetic relays. However, in a static rolay the two input quantities must be similar that is two currents or two voltages because they are not electrically separate as in the case of electromagnetic relays. As such in a voltage comparator the current is turned into a voltage by passing it through an impodance  $Z_{\rm p} / \Theta$  which is a replica of the impodance of the protocted line soction. Here the line voltage is compared with the voltage drop across the replica impodanco. In the current comparator the current is derived from the voltage by connecting the replica impedance in series with it giving a current V/Zp which is compared with the line current 1. The use of the replica impedance is not only convenient but pormits fast tripping since it climinates error due to transients in the fault current, and is due to the fact that the fault current passing through the line impedance produces the same voltage wave form as the secondary current passing through the replica impedance Thus any transionts that appear in the primary current appear oqually in the voltage V and IZ, and thus cancell out their offoct: on the impedance measurement.

3.4.2. Both amplitudo and phase comparators have been used. An amplitude comprator compares only the magnitudes of the input

signals and ignores their phase angle. The phase comparator on the other hand responds only to the phase relation between the two input quantities irrespective of their magnitudes. For linear and circular characteristics it operates when  $90^{\circ} > + > -90^{\circ}$ where + is the angle between the two inputs.

3.4.3. The characteristics of the static distance relays are as in the case of electromagnetic relays plotted on the Lapodance diagram (BandjX axes) and Admittance diagram (C and jB axes).

The characteristic is either a straight line passing through the origin or a circle with the origin at the contre dopending upon whether a phase comparison or an amplitude comparison is made and further as to whether the characteristic is plotted on an Impedance diagram or on an Admittance diagram. A circular characteristic not passing through the origin of one diagram is a reciprocal circle on the other diagram that is the diatance of each point on one circle is the reciprocal of the diatance from the origin of the corresponding on the other circle. Furthermore each point will be lagging as much the resistance axis as the corresponding point on the other circle was leading the conductance axis and vice versa.

3.4.5. In 1954, Borgsoth<sup>(12)</sup> described the means of obtaining distance rolay characteristic such as reactance, the, elliptical ote. on the impedance plane using electronic relays and using the principle of phase comparators.

3.4.6. It was however in 1960, that C.G. Dowsy<sup>(44)</sup> et al emplained as to how the mechanical complexity of electromagnetic

rolays could be replaced by transistorised circuitry to perform the desired mechanical functions. The logic symbols of ADD, EDT, OR have also been explained and block diagrams for those functions as applicable to phase comparison principle of comparing the instantaneous directions of current flow at opposite ands of a transmission line using a pilot channel is not out therein. The successful results of laboratory and field tests has been given in the companion paper to the above vide S.H. Herewitz et al<sup>(45)</sup>.

3.4.7. In 1963, C.G. Deway of  $a1^{(20)}$  described the necessary principles and circuitry for directional comparison relaying and static relaying equipment for transmission lines with mhe distance unit circuits for the time delay unit on pick up and drop out along with the pulse stretcher circuit to convert the pulse output. The successful application of this scheme was reported in their companion paper <sup>(46)</sup> as testified by field and laboratory tests.

3.4.8. In 1968, L. Jackson of al<sup>(47)</sup> reported the ease with which transistor comparators for distance relays can be designed for high speed operation taking into consideration the overall position and integrity of operation. It is reported therein that the operating speed must be defined over the whole working range of the relay and that neither, the speed nor the measuring accuracy should be unduly affected by the severe transients generated by modern e.h.v. net works. The advantages of transistor comparator which affords greater freedom of design for specific laws of operation and/or characteristics embracing freedom of

dosign in both static and dynamic charactoristics has been exceptified. The basically different methods of obtaining useful charactoristics from a comparator circuit is confined to the following :

(1) block instantaneous comparison in which the duration of polarity coincidence determines the output. The tripping criterion is that the duration of the first coincidence should exceed a specified time usually one quarter of a cycle of the power frequency period.

(11) Block average comparison, a dovolopment of the above in which the duration of polarity coincidence is measured on both the half cycles of the input signals and the averaging value is determined in an integrating circuit, a trip signal being produced if a specified average value is maintained for more than the prescribed duration.


(iii) pulse comparison in which the polarity of one signal is measured during a short interval in the cycle of the second signal, usually but not necessarily at the latter's peak.

The relative monits of practical comparators of each categary have been compared by considering phase angle comparators since practical comparators under (iii) above have been realised only as phase angle comparators  $(^{47})$ . A comparison reveals that the everall characteristics of circle and straight lines in the complex plane can be easily obtained by all three of the above cited mothods with basically no difference in the steady state. However their comparison in their dynamic static reveals that (i) and


(111) are inherently susceptible to system transients and other opurious signals by virtue of their mear instantaneous operation and unloss all unwanted surges and transients are removed effectivoly, the measuring accuracy cannot be maintained under dynamic conditions without gacrificing operating spood. The block avorage comparator as described in (11) however has inherent transient free characteristics and its operating time is significantly unaffocted by the degree of d.c. offset transient in the input signals. This has been confirmed by the author after extensive laboratory tests on a proto typo relay that was developed. The basic block diagram of the same is as shown in Fig. 3.8. The rolay performance with a d.c. offset in one input only to the comparator and subsequently with d.c. offsets in both inputs were considered on the practical prototypo relay for different source-system impedance ratios. Their performance curves plotted as (1:) relay accuracy against syste m impodance ratio is almost a straight line except year the boundary conditions where there is a marked fall in accuracy.

(ii) rolay operating time against rolay accuracy which is almost a straight line. Accordingly the authors have spelt out the specification of the design requirements for the block average comparators as -

- i) measuring accuracy to be maintained over the full working range
- 11) timing charactoristic- should be of the definite minimum type for all faults within the protected some with an operating time of the order of 1 cycle of power froquency being considerably desirable.







mon man in

11) stability - should have inhoront resistance to high applitudo, short duration, system generated surges both with regard to maloperation and to surge damage.

3.4.9. In the same year, P.G. Medaven<sup>(48)</sup> described in his paper a compliant technique developed which allows a comparison of instantaneous values derived at different instants of time, thereby dispensing with the need to phase shift and mix signals derived from the primary fine quantities. However the process of elimination of phase shifting requires a greater degree of sophistication in the relay circuitry. But it achieves on the other hand, a saving in both space and cost. The sampling period is of the order of 50 micro means in each half cycle and have been classified by the author under the following headings:

- i) those taking the zero crossing of line current I<sub>L</sub> as time reference and referred to as current polarised relays.
- ii) those taking the zero crossing of V<sub>L</sub> as time reference and referred to as voltage polarised relays.

The block diagram of the current polarised rolay is as shown in fig. 3.9. In this if the current and voltage signals are interchanged, the voltage polarised rolay is obtained.

ZX	۰	Zoro crossing detector	S0 -	Sampling rate
D		Dolay Unit	АБ -	Amplitudo/Pulse width convertor
P	° 🗰	Pulso unit	1 -	Integrator and loval
P	-	Pulce campling unit		dotoctor
9			T.	Thyristor

Here 2% Entocts both the +vo and -vo going seres and to avoid duplication of the circuits after the measuring gates the signals are rectified. The amplitude/ pulse width convertor produces a pulse length propertional to the amplitude of the sampled quantity at the instant of sampling. Signals represented by 'R' are restraining signals and signal 'C' is the operating signal. The output produces a zero pulse and fires a thyristor circuit or it can be fed to a level detector and integrator and thence to the thyristor. The relaying scheme therefore requires -

- 1) gere crossing dotector
- 11) dolay or pulso unit
- 111) measuring unit

iv) AND gate

Maloperation due to voltage spikes has been reported in the performance of these relays. The relay without an integrator has a tendency to over shoot which has been stated to be about 15% but this has been considerably reduced by having the integrator in the circuit.

3.4.10. In 1969, K.S. Eshta et al<sup>(49)</sup> described a new type of phase comparator which operates on double the normal angular limits and which strikes a particularly fine balance between static single and dual phase comparator during transient conditions. The rolay has an angular over reach of less than 5% and an operating time of about 3/4 cycle. The rolay particularly overcomes the over-reach/underreach of static rolays during transient conditions, the nature of the over-reach depending upon the polarity of the d.c. offset. Dual comparators overcome the





FIG. 3.10




.

effoct but at the cost of operating time. The block diagram of the scheme is as shown in fig.3.10. The operating principle is that phase comparison is carried out both during the eve and -ve half cycles and the resulting coincidence outputs are OR gated. The output of the OR gate is integrated and fod to a level detector and the quenching of the integrator is carried out at the ond of each pair of coincidence measurements. An arrangoment of this kind with a single integrator will both overreach and undor-reach depending upon the polarity of the d.c. offset and the sequence of phase measurements. The degree of overreach/undorroach is a function of the X/R ratio of the line and the amount of d.c. offsat. The under reach is avoided by using two intogrators and quanchors as shown. The test values of the overreach/under reach values tabulated indicates that the angular over reach is loss than 5% even in the worst case of X/R ratio oqual to unity.

3.4.11. In 1970, H.F. Khincha<sup>(4C)</sup> of al described the dovolopment of amplitude comparator techniques based on the instantaneous 'comparison of the amplitude of the signals derived from primary line quantities. The block diagram of the scheme is as shown in fig.3.11. The scheme allows all the conventional and opecial characteristics of the distance relays by suitable adjustment of the constants in the relay circuitry.

II. Remamoorthy et al<sup>(50)</sup> reported in 1970 the new dovelopments in amplitude and phase comparison techniques for distance relaying with the amplitude comparator having its bace of operation on the integrals of the rectified voltage and current waveform



obtained at the end of each half cycle. The relay operation is shown to be immune to high frequency components and is less dependent on d.c. transient offects. Operational amplifiers have been used and the author has suggested that the use of I.C.'s will make the rolay circuits more compact and economical.

## 3.4.12 Types of Static Distance Relays

These are classified by their characteristics.

#### 3.4.12(1) <u>Directional Relay</u>

This is strictly not a distance measuring rolay but has been included as such (a) to complete the mathematical pattern since it is the dual of the impedance relay (b) because it is required forceme types of distance pelays which are not inherently directional.

Its characteristic is a straight line passing through the origin on either the impedance or Admittance diagrams. The characteristic results from comparing the voltage inputs V and  $IZ_{p}$  in a phase comparator, and is also equally obtained by comparing their sum and difference namely ( $V + IZ_{p}$ ) and (V- $IZ_{p}$ ) in an amplitude comparator (Ref. Fig.3.12.) In (a) and (b) Phase Comparator trips when  $90^{\circ} > (\phi - \theta) > -90^{\circ}$  and Amplitude Comparator in (a) trips when  $|Z_{p}+Z| > |Z_{p}-Z|$  and in (b) when  $|Y_{p}+Y| > |Y_{p}-Y|$ .

#### 3.4.12(11) Anglo Impedance Relay

It's characteristic on an impedance diagram is offect from the origin by blasing the voltage drop across the replica impedance. Refer Fig.3.13.


In a phase comparator, the relay trips when  $90^{\circ} > 4 > -90^{\circ}$  where  $\Rightarrow \text{ Ang } \left[ \frac{8_{\text{F}}}{2_{\text{F}}} - 2 \right]$ . In an amplitude comparator the relay trips when  $|2| > |22_{\text{F}} - 2|$ 1.0.  $8^{2} > 4 8_{\text{F}}^{2} - 4 8_{\text{F}} 2 + 2^{2}$ 1.0.  $8_{\text{F}}^{2} (2_{\text{F}} - 3) > 0$   $2_{\text{F}} \left[ 2_{\text{F}} - \frac{V}{4} \operatorname{Cop} (\phi - 0) \right] > 0$ or  $^{\circ} \text{I2}_{\text{F}} \left[ \text{I2}_{\text{F}} - V \operatorname{Cos} (\phi - 0) \right] > 0$ 


On an admittance diagram the characteristic is a circle passing through the origin whose diameter is equal in length to the reciprocal of the perpendicular from the impedence characteristic to the origin and to cause tripping the head of theadmittance vector must extend outside the circle.

This characteristic is also obtained in the polarisod current rolay under sampled distance rolays<sup>(47)</sup> by  $I_D$  and  $V_L$  at  $\theta^0$  after current seco.

#### 5.24.12(111) Renetance Rolay


This is a particular case of the Angle Impedance Relay in which the reactive component of the impedance is measured. It's characteristic is parallel to the resistance and on the impedance diagram and a circle passing through the origin on the Admittance diagram. Refer Fig. 3.14. ADMITTANCE DIAGRAM





IMPEDANCE DIAGRAM

FIG. 3.14\_REACTANCE RELAY



 $z_{r}^{p}$   $z_{r}^{p}$ 

FIG. 3.15\_\_RESTRICTED REACTANCE RELAY

In the phase comparator the quantity  $IZ_{p}$  is compared with  $(IZ_{p}-V)$  and the relay trips when n > (++0) > 0 in both the above diagrams. Here 0 is the phase angle of the replica impedance  $Z_{p}$ . If  $Z_{p}$  whre a pure reactance then + would be  $90^{\circ}$ .

In the applitude comparator on the Lapedance Diagram the relay trips when  $|\mathcal{Z}| < |\mathcal{Z}L_{F}-\mathcal{Z}|$  and the voltage inputs to the comparator are V and  $2IZ_{F} - 2 IR_{F}-V$  where  $R_{F}$  is made equal to the resistance of the replica impedance, thus leaving it's reactive component  $X_{F}$  only, and in the case of the Admittance diagram it trips when  $|\mathcal{Z}Y-B_{F}| > |B_{F}|$ . This characteristic is also obtained in the current polarised relay under sampled distance relays<sup>(47)</sup> by compling  $I_{L}$  and  $V_{L}$  at different intervals of time i.e.  $V_{L}$  at 0 = 0 and  $I_{L}$  at 0 = 4


3.4.12 (1v) Restricted Resectance Roley

The characteristic on the impedance diagram is a straight line bent at a prodeterminedpoint. On the admittance diagram the characteristic is a couple of circular area. Ref. Fig. 3.15.

The inpute to this relay are similar to those of the normal reactance relay and the tripping criterion is similar except that the limiting values of  $\psi$  are  $\geq \lambda$  instead of  $\pm 90^{\circ}$ .

In a phase comparator  $IZ_{p}$  is compared with  $(IZ_{p}-V)$  and in the mplitude comparator the inputs are |V| and  $|ZIZ_{p}-V|$ . 9.4.12(v) <u>impedence Rolay</u>

It's characteristic is a circle at the origin on both the Impodence and Admittance diagrams. Ref. Fig. 3.16.



Impodence is inherently an amplitude comparison of current and voltage and the rolay trips when  $|Z| < |Z_{ge}|$  so that the impute required for an amplitude comparator are V and  $IZ_{ge}$ . The phase comparator presents contain difficulties and as such is not used in distance relays.<sup>(19)</sup>

#### 3.4.12(vi) Anglo Admittanco or Mho Relay

On an admittance diagram the characteristic is a straight line effect from the origin in the lagging quadrant as shown Refer Fig.3.17. On the Impedance diagram it is a circle passing through the origin as shown and is the inverse of the angle impedance rolay. Refer. 3.17. The mass characteristics can be conveniently obtained with both the phase and the amplitude comparators. The inputs in the phase comparator are  $(IS_{\rm E}-V)$  and V and the rolay trips when  $90^{\circ} > \psi > -90^{\circ}$ . A product device operators when

 $V \left[ IZ_r \cos (\phi - \theta) - V \right] > 0$  where  $\phi$  is the angle between V and I,  $\theta$  is the phase angle of  $Z_r$ .

Rearranging the above terms we have the relay to operate when  $\mathbb{Z} < \mathbb{Z}_{\mathbf{r}}$  code (0, -0). The impute in the amplitude comparator are  $| \mathbb{I}\mathbb{Z}_{\mathbf{r}} |$  operating and  $| \mathbb{2}\mathbb{V}-\mathbb{I}\mathbb{E}_{\mathbf{r}} |$  restraining and the relay trips when  $| \mathbb{2}\mathbb{Z}-\mathbb{Z}_{\mathbf{r}} | < |\mathbb{Z}_{\mathbf{r}} |$ . This characteristic is also obtained in the voltage polarised relays under campled distance relays<sup>(47)</sup> by campling  $\mathbb{V}_{\mathbf{L}}$  and  $\mathbb{I}_{\mathbf{L}}$  at 0<sup>o</sup> after voltage core.

#### 9.4.12(vii) Offcot Who Rolay


This characteristic is obtained by biasing either the impodence rolay or the she rolay with an additional replica impodence  $\mathcal{E}_0$  and the abount of biasing required decides the choice of the rolay to be used. Both negative effects i.e. characteristic overlapping the origin and positive effect i.e. characteristic with origin outside the she circle can be obtained.

The characteristics of the effect the circle on the impodance diagram and admittance diagram are as shown for negative offsets. Ref. Fig.5.10. The the rolay with negative offsets. Ref. Fig.5.10. The the rolay with negative offsets dependence of the protect of the trips when  $(5/2 \pi) > \psi > (\pi/2)$  is both the Impodance and Admittance diagrams. However in the ence of Amplitude Comparator it trips when  $|23-2_p-2_0| < |2_p-2_0|$  in the Impedance diagram or when  $|Y_0-Y_p| < |2Y-Y_0-Y_p|$  in the Admittance diagrams. In the secondary impodance of the protected line,  $Z_0$  the impedance by which the material of the circle is offset. It is seen that the radius of the circle is the mean of these impedances i.e.  $(Z_p-2_0)/2$  and the centre displaced from the origin by  $C = \frac{Z_p + Z_0}{Z_p} = .$ 

If Z is any impedance which is on the threshold of operating the rolay, the extremity of vector Z will be on the circle.

$$|2 - \frac{2}{2} + \frac{2}{2} - | = |\frac{2}{2} - \frac{2}{2} - |$$

The above is the characteristic equation of the effect Who circle on the Impedance diagram. Fultiplying the above equation



throughout by 2I, wo obtain the two inputs to the amplitude comparator

1.0.  $|22I - \frac{(Z_{r}+Z_{0})2I}{2}| = |\frac{2I(Z_{r}-Z_{0})}{2}|$  $|2V - I(Z_{r}+Z_{0})| = |I(Z_{r}-Z_{0})|$ 

For a phase comparator, it can be seen from the characteristic on the Impedance diagram that the vector  $(2-3_{y})$  must be at right angles to the vector  $|2-2_{0}|$  for 2 to be on the circle. Hence the equation for the threshold operation of the phase comparator is when  $(2-2_{0})(2-3_{y}) \cos \psi = 0$ 


If  $\frac{1}{7}$  is the angle between the two vectors operation occurs when  $2/0^{\circ} > \frac{1}{7} > 90^{\circ}$ . In a rectifier bridge comparator or  $180^{\circ} > \frac{1}{7} > 0^{\circ}$  in a optic and block phase comparator (sinewave). The alternative method of blas which gives the positive offset is obtained by polarising the voltage inputs of the phase comparator to give inputs (V-I2<sub>r</sub>) and (V-I2<sub>o</sub>) corresponding to equation.

 $V-IZ_{o} - IZ_{r} = V-IZ_{o}$  at throshold or  $(2-Z_{o}-Z_{r})(2-Z_{o})\cos \psi > 0$  for tripping


However the characteristic for the applitude comparator is that the bias is applied to only one of the inputs which are  $IZ_{r}$  and V-IS\_ - IZ\_ and tripping occurs when

$$|z_{r}| > |z - z_{r} - z_{0}|$$

109960 CENTRAL LIBRARY UNIVERSITY OF ROORKEE POORKEE



. 20(a)\_Mho RELAY WITH COMPARATOR THRESHOLD ANGLE > 90°



O(b) Mho RELAY WITH COMPARATOR THRESHOLD ANGLE < 90° The characteristics are plotted on both the Imp dance and Admittance diagrame as shown. Ref. Fig. 7.19.

## 3.4.12 (viii) Rostricted Map Roley

The mbe relay characteristic can be modified by making the operating angle of the phase comparator not equal to  $90^{\circ}$ , just as in the case of the Restricted Reactance Relay. The fibe circle consists of two sectors of a circle which are somi-circles when  $\lambda = 90^{\circ}$  making an impedance characteristics Ref. Fig.3.20. When  $\lambda > 90^{\circ}$  as the unpedance characteristics leas then a coni-circle and the impedance characteristic becomes marrow and makes the relay leas vulnerable to power swings. When  $\lambda < 90^{\circ}$  the sectors are larger than somi-circles and the impedance characteristic becomes apple shape providing more telorance for fault resistance which is advantageous for short lines and ground faults.

#### 3.5. SPECIAL CHARACTERISTICS

3.5.1. It was in 1962 that John E. Skudoran in his paper (VV) proposed a relay which will provide new types of pick up characteristics such as conic, hyperbola, parabola, ellipse by simple adjustments of the circuitry of the ohe and who relays.

The who pick up characteristic has proved very valuable in protecting long transmission lines which are heavily loaded as they are loss likely to trip on power swings, than the ohm and impedance units. The extension of this distribution indicates that an elliptic pick up characteristic wouldbe ideal because

it is loss likely to trip on pewor swings them a conventional the unit. With these and in view, he in his paper outlined the possibility of manufacturing a rolay in which the special characteristics as cited above could be obtained. It was hewover a novel idea then and the mathematical basis as procented in his paper for the various characteristics is as follows.

The pick up charactoristic of the ohn unit is given by (Electromagnetic relays )

is the angle of the relay charactoristic

$$\mathbf{I} \quad \begin{bmatrix} \mathbf{I}\mathbf{I} - \mathbf{E} \cos(\phi - 0) \end{bmatrix} = \mathbf{0}$$

apero

Ð

I winding constant


Dividing the equation throughout by I<sup>2</sup> we have


 $I = \frac{I}{I} \quad Cos(\phi - \theta) = 0$   $Z \cos(\phi - \theta) = I$   $E = \frac{I}{Cos(\theta - \theta)}$ 

Plotting the above equation on the Impedance diagram we obtain a straight line characteristic. Fig. 3.21(a). However if a capacitor is added in the potential circuit to make  $\theta = 90^{\circ}$ , then

$$Z = \frac{R}{\operatorname{Sin} \varphi}$$

This gives a horisontal characteristic on the Ispedance diagram Ref. Fig. 5.21 (b).





# Now referring to Fig. 3.21(c) 10%

d = Scalar factor of proportionality, ratio of current in one winding on the restraining pole

I (Polarising current)

- B = p.t. sec. voltago
- R = Winding constant
- E'= Voltago equal in magnitudo to E but in phase with I
- o = scalar factor of proportionality
  - voltage impropoed across operating polo

The operating characteristic of such a relay would be

$$I \left[ oE \cos (\phi - \theta) - (E' - hdI) \right] = 0$$

Dividing by I<sup>2</sup> we have

 $\mu$ 

$$\frac{OE}{I} = Coo(\phi - \theta) - \frac{E^{0} - hd I}{I} = 0$$

But 
$$rac{1}{1}$$
  $rac{1}{1}$   $rac{2}{1}$ 

 $20 \cos((\phi - \theta) - E + kc) = 0$ 

$$Z = \frac{-kd}{\left[0 \cos \left(\phi - \theta\right) - 1\right]}$$

$$Z = \frac{kd}{\left[1 - 0 \cos \left(\phi - 0\right)\right]}$$
Eqn. (A)

The above is a polar equation of a cone with eccentricity e

Ø	>	1	equation (A) describes a hyperbola
6	a	1	equation(A) describes an allipco
Ø	<	1	equation(A) describes a parabolo.

Those have been referred to as the conic characteristics. Ref. 3.21(d).

A characteristic for o=1 is shown there elliptical. The major axis of the elliptical characteristic is inclined at an angle 0 to the R-ordinate.

Rd - distance from the edge of the ellipse to the origin or focus.

d - can be adjusted to any value by an auxiliary C.T.

o - can be determined graphically as the ratio of the distance between foci of the ellipse to the length of the major axis. It can blee be determined by measuring the lengths of the major and minor axis.

Lot 0 - Fajor Aria

Thon

 $0 = \int \frac{1 - \frac{1}{G^2}}{G^2}$ 

 $Z_{\text{roach}}$  (tripping) = R d  $\left(\frac{1+\alpha}{1-\alpha^2}\right)$ 

 $2_{\text{offost}}(\text{nontripping}) = \text{K d}\left(\frac{1-\alpha}{1-\alpha^2}\right)$ 

In the above set up all quantities can be easily obtained except for E' for which he proposed a clipper circuit. A circuitry for the conic unit was also indicated in the aforecaid paper.

It was however that Parthasarthy R.<sup>(36)</sup> in 1965 developed static circuits for these Conic Distance Relays, based upon the above mathematical treatment and the comparators used fall in the category of multi-input comparators.

#### 3.5.2. Conic Section Characteristics

A conic section is the locus of a point which moves so that the distance from a fixed point, the focus bears a constant ratio to its distance from a straight line, the directrix.

An amplitude comparator with suitable inputs can produce any type of conic soction characteristic. These inputs may be simple input quantities such as V and I or they may be derivations of ( $V = IZ_T$ ) where  $Z_T$  is a replica impedance. A conic characteristic is also obtained with both current and voltage polarised relays under sampled distance relays<sup>(47)</sup>.

#### 3.5.2.(a) Biliptical Impedance Characteristic

The production of this for was first described by Braten and Heel<sup>(4)</sup> Ingineers of Norway in their paper presented to CIGME in 1950 with multi input (three input comparators). The three inputs were (V-IZ<sub>p</sub>), (V-IKZ<sub>p</sub>) and KI where Z<sub>p</sub> and KZ<sub>p</sub> were replica impedances with the same phase angle and the corresponding bridge currents were  $(V-IZ_p)/R$ ,  $(V-IRZ_{g})/R$  and RI. The circuitry of the scheme deployed by them is shown. Ref. 3.22.By matting is  $= \frac{(Z_{r} + RZ_{r})}{R}$  the equation for operation becomes

$$V_{-1Z_{p}} + V_{-RIZ_{p}} < I(Z_{p}+RZ_{p})$$

Dividing throughout by I, we have


$$Z - Z_{\mathbf{p}} + Z - KZ_{\mathbf{p}} < Z_{\mathbf{p}} + KZ_{\mathbf{p}}$$

An ollipse is defined as the locus of points the sum of whose distances from two other points, the foci is constant. Thus the above equation describes an ellipse going through the origin in which the first two terms of the above equation are the distances of the two foci from the curve and the third the major diameter. By suitably modifying the inputs an offect ollipse characteristic with one focus at the origin can be obtained whose equation is described by

$$z - z_p + z < z_p + 2\pi z_p$$
 and so shown in Fig. 3.22(4)

Similarly by varying the constants other conic sections can be obtained such as hyperbola, parabola, limacons etc.

Conic section characteristics can also be obtained by using hybrid comparators. Hybrid comparators are combinations of amplitude and phase comparators wherein one type of comparator is supplied with one of its inputs from a comparator of another type. The inputs if related by the following polar equation will enable to obtain the desired characteristics.




2	-	<u> </u>		
		1 - X (	00= ( # - • )	
If	X	< 1	it is an ellips	Ņ
	X	- 1	a parabola.	
	X	> 1	a hyperbola	
	x	<b># 0</b>	a circle	

The hybrid comparators may consist of an amplitude comparator with an auxiliary phase comparator in which the inputs are  $IZ_{y^2}$  V fed directly to the amplitude comparator and KV cos (  $\neq$ - 0) input obtained from an auxiliary phase comparator. The circuitry for the same is described by Sri K. Parthearathy in his paper<sup>(36)</sup>. The characteristics of the ellipses are shown in Figs. 3-22(d) and 3-22(e).

It is also possible to obtain conic characteristics using a phase comparator with an auxiliary amplitude comparator, and these give limacon or cardied characteristics.

# 3.5.2.(b) <u>Opadrilatoral obsractoristics</u>

This is theoretically the ideal characteristic for distance relays so that it's characteristic is coincident with then fault area and would include all conditions for which tripping is undesirable. The basic for the development of the quadrilateral characteristic has been indicated by A. Vitanov in his paper<sup>(37)</sup> presented to CIGRE in 1968. It is stated therein that every two points for example a point P<sub>i</sub> and P<sub>k</sub> in the complex impedance plane are connected with an arc of from which the segment P<sub>i</sub> P<sub>k</sub> is seen at an angle. (l = 1, ..., j, k = 1, ..., n)



$$\alpha_{ik} = -\alpha_{ik} (\overline{\alpha_{ii}} / \overline{\alpha_{ki}})$$

Now if  $\prec_{iii} = \pi$  or 0, the are is transformed respectively into a common, or into two rays. Connecting in this way  $P_i$ to all other points depending upon the number of inputs to the comparators a quadrilatoral or a polygon characteristic can be obtained.

Thus a quadrilateral characteristic is obtained by using four inputs massly

 $S_{1} = Z_{1}I / \Theta_{1} - \emptyset - K_{1} / X_{1}V$   $S_{2} = Z_{2}I / \Theta_{2} - \emptyset$   $S_{3} = Z_{3}I / \Theta_{3} - \emptyset$   $S_{4} = K_{4} / X_{4}V$ 


To onclose the fault area  $Z_2 = X_p$ ;  $Z_3 = R_p$  and  $Z_1 = R_p + jX_p = Z_p$ so that the inputs are

V

$$S_{q} = IZ_{p} - S_{2} = IX_{p} - S_{3} = IR_{p} - S_{1} = V$$

This gives a composite characteristic as shown which is rectangular, Hewever to obtain the preferred shape of a parallologram as shown in Re323 the inputs  $S_1$  and  $S_2$  must be applied as pulses. Vitanov<sup>(37)</sup> has suggested to convert the input signals into rectangular pulses before being fed to the phase comparators. The circuitry developed by him and his experimental results are stated to be in confermity with it's qualities described earlier.

3.5.3. The idea of instantaneous amplitude comparator and the subsequent development of the quadrilateral characteristic of relays in the Lagodance plane was reported by S.E. Bacu(41) to have been developed by a Japanese firm vide quoted report of Toguchi T. in Toshiba Roview in 1969 under his paper styled "Rocont Trends in all Static Rolaving Equipment". The same principle was also developed by Khincha H.P. et al(38,39,40) and a mode of the comparison techniques was precented in their paper<sup>(39,40)</sup> together with a mathematical theory indicating thoroin as to how simple and practical circuits can be developod by using a minimum number of inputs to obtain improved pick up and polar charactoristics. Accordingly their block scho-Eatic diagrams to obtain a parallologram polar characteristic and a guadrilatoral characteristic are as follows. [Refer Fig 3:24(a) 2(b)] 3.5.4. Sri Anif Rupar (28) propented a may technique using principlos of multisignal relaying for the synthesis of an universal type quadrilateral polar characteristics. The method consisted in the determination of the phase sequence of a set of voltage phases and the provision of a trip signal for one sequence while blocking for the other. The versions using forrito coro logic and another using transistor logic voro described. The application of ferrite cores with low curie temperatures in the vicinity of reem temperatures to protective rolaying was described by K. Murakami et al. in his paper (42) using lin- Cu ferritos with propor manufacturing process.



Those forrite cores claimed to be more compact, more reliable within the rated temperature, consumes less power, has no recoil, economically easy to manufacture and above all had the morit of simplicity without the requirements of any d.c. supply.

The ferrite coreversion as claimed in hispaper<sup>(28)</sup> was found to be flexible permitting independent control of the characteristic on the impedance plane by suitable adjustment of replica impedance angles. The maximum operating time of this version is about 20 ms. for all switching angles and with faults within 95% of the protected line section and the maximum transient over reach recorded was about 8%. The unit with formite core logic is reproduced here in Fig.3.25

Two ferrite cores with rectangular hystoricis loops constitutes the unit and both the cores have only one output winding. Coro 1 has three inputs while coro 2 has two input windings. The windings are connected to arbitrary signals x.y.s through diodos so that only one half is offective in switching the cores. The input windings are connected in opposition. A positivo state of magnetisation is designated as +1 while O indicator the negative state. In the output winding the chango from nogative state to the positive state of magnetipation is referred to as +1 while the reverse is designed as -9. With this convention signal 'x' is arranged to set zero on both the cores is tormed as the reference signal. The signal 'y' acting on coro 1 only with a zoro sotting is the polariging signal. Input '2' signal with a + 9 on both cores is termod the robotting signal. The windings are co arranged to form the following logic.


OTUTIO	stata
--------	-------

Signal	Core 1	Coro 2	
X	0	0	
2	0	•	
Z	1	1	

Specific signals  $S_1, S_2, S_3$  which may be the relaying signals can substitute arbitrarily signals  $\pi_{,y}, s$  in any random manner so that the choice of signals providing the resetting functions decides the phace sequence under which an output is produced. A table is also given for the tripping phase sequence for various combination of recetting and polarising signals.

The block schematic of the some conductor version is as follows: Refer Fig 3.26(a)

The output waveforms of the flip flop are that with the sequence, the pulse widths are equal and occur at the came instant of time while for sequence they are either different or occur at different instants. The discrimination is effected by the pulce width detecting does by a single n-p-n transistor. The disadvantage of the semi conductor flip flop units are the requirements of d.c. for transistor power and these sources act as a medium for the transmission of parasitic signals. Thece sets add to the bulk of the relaying equipment and impose additional C.T. burden. But the transistor circuitry is accurate, sensitive and a close telerance on the component values is not required. The ferrite cores on the other hand can be built into a more compact design as it does not require any d.c. supply.



But it domands the use of closely controlled cores to that their output values have equal heights and any deviation from the desired values causes maloperation. The factors contributing to these are -

(a) improper design of output winding

(b) hystoricis loops being different from being rectangulor

(c) unequal magnitude of input signals and

(d) unequal slopes of B-H loops prior to saturation. Inputs to obtain characteristic DAR are [Refer Fig 3.26(b)]

81	$= I_L Z_R$	- reference
<sup>8</sup> 2	= IL <sup>2</sup> R2	- polarising
<sup>8</sup> 3	= V <sub>L</sub>	- restraining

Inputo to obtain characteristics DCB are

$$S_{4} = I_{L}Z_{R_{1}} - I_{L}Z_{R_{3}} - roforence$$

$$S_{5} = I_{L}Z_{R_{2}} - I_{L}Z_{R_{1}} - pelarising$$

$$S_{6} = V_{L} - I_{L} - I_{L}Z_{R_{3}} - resetting$$

The relay is directional and the replica impedances  $Z_{Ri}$  and  $Z_{R3}$  are designated as reactors with angles of 80° and 70°  $ZR_2$  is realised through a combination of the output of a transactor and a resistance drop to give an angle of -20°. The accuracy of the relay has been quite good upto a source/line impedance of 25 and has a minimum voltage of 1.0 V for directional operation for all positions, of impedance vector.

In 1973, Ayhan Tureli (51) described the mode of opera-3.5.5. tiom of multiple input moving coil relay with fully rectified inputs and with transistorised block average phase comparator and rectifier bridge amplitude comparator. He has also analysed the functioning and characteristics of the relay while describing the special threshold characteristics formed by the inter-section of straight lines, circle etc. Linear Amplitude Comparator is realised by adding additional coils to a moving coil relay and energiaing them from fully rectified signal sources. The threhold conditions for the linear multiple input-out amplitude comparator is shown to be satisfied when the sum of the distances corresponding to the inputs connected in the positive manner is equal to the sum of the distances corresponding to the inputs connected in the negative manner. By arranging the location of the points  $Z_1, Z_2, \ldots, Z_n$  on the R-X diagram and choosing K1, K2,..... Kn suitably, characteristics such as elliptic, hyperbolic, circular and other specially shaped are shown to be obtained.

A block diagram to obtain an elliptic characteristic is shown in reference Fig.3.27 with three inputs. It is also shown that non linear types of amplitude comparators as is obtained with a three input rectifier bridge and a transistor amplifier also give correspondingly the same results as with a linear type of amplitude comparator.

# 3.6. RELAY RESPONSE (76)

Before we analyse the reaction of a relay to a system disturbance, or the relay response, it is worthwhile to consider the primary, secondary and system impedances.

#### 3.6.1. Primary and Secondary Impedances

The impedance measured by a distance relay is the ratio of the voltage and current presented to it. Either primary or secondary quantities may be considered, with corresponding primary ' impedance.' Z<sub>p</sub>'or secondary impedance'Z<sub>s</sub>' the relation between the two is


$$Z_n = Z_n$$
 (C.T. ratio)/ (V.T. ratio)

Relay calibration, characteristics and setting calculations are in terms of secondary impedance, which is usually based on I Amp. or 5 Amp. and 110 V.

#### 3.6.2. System Impedance

The impedance of the power system may be divided into two parts. Firstly, the impedance behind the relaying point, including the generators, feeders, transformers, etc., forms the source impedance. The source impedance must be known, although not necessarily with great accuracy, to determine the fault levels and impedance ratio of the system.

The second part is the impedance to the fault in front of the relaying point, which is governed by the geometrical arrangement, size, shape, spacing and material of the conductors, mutual coupling of parallel circuits and, for earth faults, the nature of the return path to the system neutral point. The



precision of distance measurement depends largely on the accuracy of the calculations and the impedance data for the protected feeder on which they are based.

5.6.3. The reaction of a relay to a system disturbance is determined from the voltages and currents at the relaying point. This may be done pheoretically using symmetrical components. or practically using a network analyser, or computer studies.

For simplicity only three principal types of shortcircuit are considered here. In the simple circuit of Fig.3.28 the source impedance is  $Z_{\pi}$  and the impedance from the relaying point to the fault is  $Z_{\phi}$ .

3.6.3.(1) Three Phase Fault

Considering the three phase fault depicted in the sequence diagram. Fig. 3.28, the positive sequence voltage and current at the relaying point for phase A are

 $V_{al} = I_{al} Z_{fl}$  and  $I_{al} = E/(Z_{xl} + Z_{fl})$ 

The phase neutral voltages are  $V_a = V_{al}$ ,  $V_b = a^2 V_{al}$ and  $V_c = aV_{al}$ , the phase currentsare  $I_a = I_{al}$ ,  $I_b = a^2 I_{al}$ ,  $I_c = aI_{al}$ . If three single phase distance relays were energised by these quantities each would measure the positive sequence impedance,  $S_{cl}$ .

With delta connected c.t.s. and voltage circuits the relays would measure respectively

 $(v_{a} - v_{b}) / (I_{a} - I_{b})$  $(v_{b} - v_{c}) / (I_{b} - I_{c})$  and  $(v_{c} - v_{a}) / (I_{c} - I_{a})$  and each of these expressions is equal to Zgi.

If, however, the c.t.s. were star connected and the voltage circuits dolta connected, the three elements would measure

$$(\Delta^{D} - \Delta^{O}) \setminus \mathbf{I}^{D}$$
  
 $(\Delta^{D} - \Delta^{D}) \setminus \mathbf{I}^{D}$ 

and

$$(\nabla_{\alpha} - \nabla_{\alpha})/I_{\alpha}$$

each of which is equal to  $\Sigma_{SI}$  V 3.

### 9.6.9(11) Phase-Phase Fault

The coquence diagram of Fig. 3.28 is for phase A and a B-C phase fault,  $I_{al} = -I_{a2}$  so that  $I_a = 0$ ,  $I_b = -JI_{al}VS$ and  $I_a = JI_{al}VS$ .

The positive and negative sequence impedances are considered equal. This is true for static apparatus, but not for rotating machines. The variation in positive-sequence reastance of rotating machines introduces an error, usually negligible, in the source impedance. It is least at approximately the boundery of the sub-transient and transient regions, consequently it is even less significant with high-speed distance protection then with lower-speed distance protection. In Fig.3.28, therefore.

 $V_{Ol} = I_{Ol} (2E_{gl} + E_{nl}) \text{ and } V_{O2} = I_{Ol} E_{nl}$ 

Consequencly,

$$V_{a} = 2I_{al}(Z_{fl} + Z_{nl})$$
$$V_{b} = I_{al}(a^{2}2Z_{fl} - Z_{nl})$$
$$V_{c} = I_{al}(a^{2}Z_{fl} - Z_{nl})$$


If the several methods of connecting the current and voltage circuits are considered, it is evident that with starconnected c.t.s. and delta-connected voltage circuits the relay element energized by the fault current and the voltage between the faulted phases measures 2  $Z_{fl}$ . The same relay measures  $Z_{fl}$  if the c.t.s. are delta connected. The two other relays measure higher impedances, i.e. they under-reach.

With a delta connexion for both current and voltage circuits the relays measure positive-sequence impedance,  $z_{fl}$ , for both three-phase and phase-phase short-circuits. If the c.t.s. are star connected and the voltage circuits delta connected the relays must be set to measure  $z_{fl}\sqrt{3}$ , consequently the three phase fault distance is correctly measured, but the relays under-reach by a factor of  $\sqrt{3}/2$  for phase-phase faults.

### 3.6.3(111) Phase-Earth Faults

The earth-fault loop includes sero-sequence impedance, the value of which depends on the path taken by the current. Some current may return to the system neutral point through earth wires in the case of overhead lines, and through sheaths in the case of cables, the remainder beturns through the earth and is considered to flow in an imaginary conductor at a depth depending on the resistivity of the earth. The zero sequence impedance varies considerably with the feeder construction and the nature of the terrain.

The position of the system neutral-earth point has a considerable effect on the value of impedance measured. This is shown in Fig. 3.29, the source impedance is omitted for simplicity.



At (a) the system nontral is solidly carthod at a remote point, the source is at the relaying point and the carth fault is adjacent to the nontral-carth point, from the sequence diagram at the relay location

$$v_1 = v_1 + v_2 + v_0 = v_1$$
$$v = v_1 + v_2 + v_0 = v_1$$

Therefore 2 = V/I = 2,

At (b) the system noutral point is colidly carthod at the rolaying point, and the system is supplied from the remote and adjacent to which is an earth fault, at the rolay location

> $V_{1} = I_{0}Z_{0} = 2xG 2.4 I_{0}Z_{1} (accounting a typical value of$  $<math display="block">S_{0} = 2.4 Z_{1} )$   $V = V_{1} + V_{2} + V_{0} = V_{1}$   $I = I_{1} + I_{2} + I_{0} = I_{0}$   $Z = V/I = 2.4 Z_{1}$

end

At (c) the cyctom moutral point is colidly earthed at the rolaying point and the source is also at this point, but the earth fault is remote, at the relay location

 $V_{1} = I_{1} (Z_{1} + Z_{0} + Z_{2}) = 4.4I_{1}Z_{1} (accurated Z_{0} = 2.4Z_{1})$   $V = V_{1} + V_{2} + V_{0} = V_{1}$   $I = I_{1} + I_{2} + I_{0} = 5I_{1}$   $Z = V/I = 1.47Z_{1}$ 

ond

In a system with more than one neutral-carth point the values of impodance measuredwould vary between  $Z_1$  and 1.47  $Z_2$  $(Z_0 = 2.4 Z_1)$ . Earth-fault impodence measurement is made independent of the number of neutral-carth points, the relative location of these p ints, the relaysand the faults by applying residual compensation.

# 3.6.3(1v) Recidual Compensation

Residual coopensation corrects carth-fault distance relays for the variable division of sore-sequence current between the several neutral easth points in a multiple carthed system. From the typical circuit of Fig.5.50 it can be seen that a fraction of the residual current is injected into each earth-fault distance relay. The phase-carth voltage measured at the relaying point is

 $I_0$  is variable but equal to one-third of the residual current,  $I_{ros}$ .  $Z_0$  can be written  $I_0I_1$ ,  $I_1 = I_2$  and  $Z_1 = Z_2$ , therefore

$$\mathbf{V} = 2\mathbf{I}_1\mathbf{Z}_1 + \mathbf{I}_0\mathbf{I}_{\mathbf{F}\cap\mathbf{G}} \mathbf{Z}_1/\mathbf{S}$$

and

$$1 \circ 2I_1 + I_0 \circ 2I_1 + I_{roo}/9$$

The quantity to be seasured is Z<sub>1</sub> and if the voltage is expressed as

$$z_1 \left[ 2I_1 + I_{roo}/9 + (E_0-1) I_{roo}/9 \right]$$

it is ovident that the rolay current cust be increased by

$$(E_0 - 1) I_{roc} / 9$$

With the typical value of  $I_0 = 2.4$ , the compensation required in each phase is 0.4/  $I_{rec}$ , and the ratio of the residual compensation auxiliary c.t.s. is I/0.47 A.

### 3.6.3(v) Mutual Induction

Where two feeders run in close proximity, e.g. double circuit overhead lines, and the system layout is such that for a fault on one feeder zero-sequence currents can flow in the other feeder, the zero-sequence coupling between the two affects impedance measurement. The small amount of positive and negative sequence coupling is negligible. Considering the faulted phase, the voltage at the relay location may be expressed as

$$V = I_1 Z_1 + I_2 Z_2 + I_0' Z_0 + I_0'' Z_{m0}$$

where  $2_{mO}$  is the zero-sequence mutual impedance of the two circuits, and I<sup>++</sup> is the portion of zero-sequence current in the healthy circuit.

In the preceding para 3.6.3(iv) a method of residual compensation is described which overcomes the variable nature of the  $I_0^{42}Z_0$  term. Compensation can also be applied to the current circuit of the relays to eliminate the effect of  $I_0^{**}Z_{m0}^*$ . A typical circuit is shown in Fig.3.30, from which it can be seen that the residual current in the parallel line is measured and a fraction is injected into the residual compensation circuit of the feeder under consideration via a mutual compensation euxiliary c.t.

The sero-sequence ourrent in the parallel line is  $I_{res}$  ''/ one-third of the residual current in the parallel feeder, and  $E_{mO}$  is equal to  $K_m Z_1$ , where  $Z_1$  is the positive sequence impedance of the faulted circuit. Therefore the induced voltage is  $V_m = K_m Z_1 I_{res}$  ''/3, and the amount of compensation required is  $K_m I_{res}$  ''/3. In Figure 3.30 a value of 2 is assumed for  $K_{\rm H}$ . To provide the requisite compensation of  $21^{++}_{\rm res}/3$ , the ratio of the mutual compensation auxiliary c.t. is made 1/1.43 A so that the overall ratio of this c.t. and the residual compensation c.t.s.(1/0.47A) is 1/0.67 A.

3.7. DESIRABLE CHARACTERISTICS FOR DISTANCE RELAYS

3.7.1. The desirable characteristics should have three selective functions namely -

(a) direction

- (b) discrimination between fault resistance and load impedance
- (c) distance measurement

Direction means confining the tripping sons to the first quadrants although some incursions into the second and fourth may at times be desirable.

Selectivity between faults and loads is one of the major requirements of a distance relay particularly during power swings. Distance measurement by relays poses several problems particularly due to the presence of arc resistance, tower fobting resistance etc.

3.7.2. The ideal characteristic would however be a quadrilateral characteristic with its reaches on the R and X axes separately adjustable. Nevertheless the characteristic should cover the impedances in question with some margin because the impedances cannot be stated exactly because the line impedance may vary along the line and as well from time to time and from phase to phase because of moderate steady state errors in measuring transformers and relays and the practical limitation in the setting of relays.

3.7.3. The CIGRE Committee Report on Protection and Relaying<sup>(55)</sup> has recommended that the characteristic should as far as possible ensure satisfactory operation in the presence of :-

5.(.5.(i) additional resistances in arcs, tower footings etc. measured in some cases with important reactive components. This is the chief source of error in distance measurement problems. The fault resistance has two components, the resistance of the arc and the resistance of the ground and in a fault between the phases only the arc is involved whilst in a fault to the ground both are involved.

According to Warrington formula, the fault are resistance is given by the relationship

$$R_{aro} = \frac{87501}{1.4}$$

where 1 = length of the arc in feet in still air which initially will be the conductor spacing but will increase in the presence of a cross wind, because the arc has no inertia.

and I = is the fault current

The above formula where time is involved becomes


$$R_{arc} = \frac{8750 (a + 3 ut)}{1.4}$$

where

s - conductor spacing

u - wind velocity in miles/hour

t - duration of time in seconds.



The above formulae have been claimed by the author<sup>(1)</sup> to have been confirmed by toots in Eussia, France, U.J.A.

The reactance error is  $\frac{V_{\text{ARC}}}{I_{\text{A}}}$  sin  $\measuredangle$  where  $I_{\text{A}}$  is the surrent fod in free one end and  $\oiint$  is the angle between that current ind the total fault current. The larger the current fod in from the other end the core  $\oiint$  approaches the angle between the two currents and the greater the fichtions reactance but on the other hand  $[ \measuredangle + \uplus ]$  is a small angle because (a) it is the angle between the bus voltages at the onde of the protected section and (b) the larger  $I_{\text{B}}$  is the smaller are voltage is, because it decreases as the 1.4 power with current magnitude. (Refer Fig 3.31)

The CIGRU<sup>(32)</sup> Committee however has recommended for simplified calculations in that the arc resistance be assumed as a cortain voltage 2 or 2.5 KV/m of arc longthdivided by the current through the arc.

Tower footing resistance depends very such on the nature of the ground topography, humidity etc. and on the use of ground sires etc. and even on the applitude of the current.

The Committee report states a distance relay is in many baces unable to measure an additional resistance correctly but will in such cases measure this resistance with an amplitude factor, called F and sometimes called with an angle called S. The important values of F and E occur in networks with reactance grounded neutrals or isolated meutrals with faults to earth from one phase on one line and from another phase on another line and in networks with solidly grounded neutrals with phase to earth type faults. The most offective way of preventing the fault resistance from making the distance rolay under-reach is to design the measuring unit to measure the reactance rather than the impodance of the faulted circuit. Evertheless the zone 1 should enclose as much of the line impedance and the additional resistances if possible without over reach and this concerns with the desirable shape of this part of the characteristic.


# 3.7.4.(11) Bmall lond impedance -

even if of the same order of magnitude as the fault impodance. In the simple case of a line fooding a district with no separate power supply, the load impedance may be limited by the full drawn lines as shown in the figure here 1(3:32) where the upper line is, due to the magnetising current, really a part of a large circle with the centre in the 1st quadrant near the +K-axie. In other cases the loci for the maximum load may differ semewhat from the circle in the figure.

A fault condition will also exist if the difference in phase angle between two stations with separate infeeds exceeds an angle corresponding to the maximum load condition. For lines connecting two networks, each having a cortain power production the impedance loci are as shown by the circles in the figure 3.33 shown.

In this figure A and B are two stations with voltages  $E_A$  and  $E_B$  respectively, and + is the angle between  $E_A$  and  $E_B$ .

If the voltage drop between the two stations exceeds a cortain value ( $e_{+6}$ , 20%), the impedance loci are then shown as circles on the top of the figure where the circle 0.8 corresponds to 20% voltage drop. The suppositions are as for the



circles to the right. The relay must then be located somewhere between h and B and the impedance measured by the relay are given by the distance from that point to the circle in question. It should, however, be remembered that this impedance, but not the shape, may differ in case of changes in the network. The network condition imposing the greatest limitation in the start some should be considered.

It is practiced in Germany to have the impedance reach matched to the changing load conditions by making the reach roughly inversely proportional to the current e.g. from 2.5 times the rated current down to a small current. This means an increase of the maximum extension of the start zone in the case of small currents. A further increase can be obtained in the case of unsymmetrical faults by introducing current components from unfaulted phases. In Germany dependence on the angle is also practiced.

## 3.7.4.(111) POWOR SWIDER

The impedance measured or 'seen' by a distance rolay during normal load is shown in the  $-3.34^{\circ}$  figure. Normally this would be outside the tripping gene of the distance rolay but, on a very long line where the length of the line in miles exceeds the system KV, the circular impedance characteristic may have to be made so large as to involve the point 4. Furthermore as the load increases, L moves towards the rolay characteristic in the direction of the arrow and during a power swing, it may excillate upto a point such as P.-. where it may enter the tripping zone of the rolay even on a medium length line. To over come this

CENTRAL LIBRARY UNIVERSITY OF ROOKKEP

the admittance (mho) relay was developed, which is sensitive only to a component of current at about the same phase angle as that of the protected line, so that it is insensitive to high power factor current conditions such as loads and power swings. Subsequent developments have been the elliptical and quadrilateral characteristics.

vector diagram of one phase of a power system during a power suring, is shown in fig 3.35(b)

Power flows from the parts of the system with surplus generation to the areas with surplus load. The consequent flow of current through the system causes a voltage drop(refor above vector diagram) which, when the system is simplified to the equivalent two machine system, separates the two source a.m.f.'s  $B_0$  and  $S_R$  by an angle  $\Theta$  where magnitude increases with the load transfer. Mr. A.R. Van C. Emrington has in his paper<sup>(19)</sup> given a graphical method of estimating the performance of distance relaying during faults and power swings in a detailed form.


From the above vector diagram, the swing current


$$I_{S} = \frac{E_{S} - E_{R}}{2}$$

Hhore

Z = total system impodance  $E_S =$  sonding ond voltage  $E_R =$  Recoiving ond voltage If  $E_S = E_R$ , then  $I_S = \frac{2E}{Z}$  Sin  $\frac{9}{Z}$ 

The voltage decreases towards the middle of the system and this reduction increases with  $\Theta_{\rm S}$  until the line voltage is zero at the electrical centre of the system when  $\Theta_{\rm S} = 180^{\circ}$  (Refer Fig. 3.36).






The effect of this upon the impodence seen by a distance relay is shown in the Fig. 3.35  $\propto , k \ll c$ 

Sorrally Qn does not exceed 15° and the relays are asgligibly affocted, but during a power swing  $\Theta_S$  may oscillate upto 90°. Theoretically a swing of more than 90° should result in the generators at A and B losing synchronism because the synchronising torque is proportional to Sin  $\Theta_S$  and hence decreases when  $\Theta > 90^{\circ}$ . The origin of the above diagram is shown at the relay location A so that the impedances seen by the relay are measured from A. This rolay would measure the impedance value AB for a fault at B, but in the case of a power swing with angle Og botween the generated voltages it would coasure the impedance AC. As the swing becomes more and more severe, and the angle of separation increases and the impedance measured by the relay will decrease to a value Ay which may happen to be within the tripping charactoristic of the relay. where it is found that the power swing locus ponetrates the relay characteristic the substitution of an elliptical charactoristic may provent undesirable tripping or alternatively to add ohm units as blinders.

The effect of a power owing upon distance measurement to fault is equivalent to a load impedance Z connected in parallel with the fault eince the load current goes through the relay but not through the fault. The figure, shows the impedance measured by the relay as the fault resistance varies from 0 to go with (a) incoming power (b) outgoing power. Referring to fig 3.38, we have



With no fault and a load of a constant magnitude but varying phase angle, the locus of the impedance seen by the relay at A is the circle 'a'. With a fault of resistance Bd and the same load condition as for 'a', the locus becomes the cicle 'b'. A smaller locus gives the locus 'c', no load gives the point 'd' Larger loads give the loci 'e' and 'f'.

On those loci the points marked 4 to 8 represent the same phase angles of the load current as seen by the relay at A. For instance the point 1 represents unity power factor outgoing power, point 2 is outging RVAR; point 3 incoming Rd, point 6 incoming RVAR.

From the above it will be seen that the relays tend to measure less reactance and hence to over-reach with cutgoing power and to under-reach with incoming power. A make relay with a circle of diameter AB would over reach for locus 'e' which however reprocents an energous load.

Under-reaching occurs in most cases. Over-reaching occurs in relays with outgoing power, but it is serious only for a relay near the receiving end and with a high resistance fault. The quadrilateral characteristic would be much more vulnorable than the most circle in this case.

Thereas the impodance measured by the relay can be increased by the fault resistance which is in series with the line impodance as shown in Fig. 3-39(a)particularly with loads in parallel with a faulted line. This would be the case with Sangle and feed where a relay looks backward through the bus

into two lines one of which is faulted and the other has a load. An example is that of the third some she distance rolay.

3.39(b)Figure shows the impedance seen by the relay in such a case - the fault is a solid one and the unity power factor load is varied from zero to the maximum value. The small circle shows the effect of varying the distance to the fault with a fixed ( canimum) load. These conditions can cause over-reaching which is not undesirable in the case of a reversed third zero unit. where it is due to a heavy tap load on a very long lime it can cause over-reaching of zero 1 and this must be allowed for in its setting. Heaver in practice this error is considerably reduced by the zero sequence componsation of the relay since the zero may associated with the fault.

# 3.7.4.(iv) <u>Eutual Induction</u>

Nutual Induction at system frequency can occur between one conductor and the other two of a three phase line, or between one 3 phase line and another. The method of compensating for the former is straightforward because the c.t.'s of the other phases are available, but compensation for induction from a parallel line is not possible if the latter does not terminate in the came bus as the line affected.

On an ideally transposed line the voltage  $V_{\alpha}$  for a solid single phase fault to ground is given by

$$V_a = I_a 2 + (I_b + I_c) 2_m$$

noro

Z

= colf impedance of the conductor between the relay and the fault

 $2_m = 1$  is mutual impodance to the other two conductors.

 $\frac{V_{a}}{Z} = I_{a} + (I_{b} + I_{c}) \frac{Z_{n}}{Z}$ or  $\frac{Z}{I_{a}} = \frac{V_{a}}{I_{a} + (I_{b} + I_{c}) \frac{Z_{n}}{Z}}$ But  $Z_{1} = Z_{2} = Z - Z_{n}$ and  $Z_{0} = Z + 2Z_{n}$ Solving for 2 and 2 we have  $Z = 1/3 (2Z_{1} + Z_{0})$   $Z_{n} = 1/3 (Z_{0} - Z_{1})$ 

Substituting for Z and  $Z_{\mu}$  we have


From the above equation we can make perfect compensation for mutual induction from the other two phases.

In the case of an untransposed symmetrical line for a solid single phase ground fault on phase 'a' we have

$$V_a = IZ_a + I_b Z_{ab} + I_c Z_{ac}$$

From the above equation we have

there Z<sub>bb</sub>, Z<sub>c</sub> is the sutual impodance of the faulted conductor 'a' to conductors 'b' and 'c'. Hence the componention from the cound phases will be



It may be mentioned here that the solf and mutual impodences of the individual conductors are seldem known in practice and the relays in the 3 phases are set for the same impedance and supplied with the same propertion of currents from the other two phases. Under these circumstances the difference between the relay measurement of an untransposed line with zero sequence compensation and sound phase compensation is less than 25. Hence zero sequence compensation is normally employed as it requires only one auxiliary c.t.

In 1970, U.D. Humpage<sup>(163)</sup> made a dotailed evaluation of the errors in the measurement of impedance by distance protection when applied to 400 KV double circuit lines formed in the widely used loop interconnection. An accurate separation of the errors arising from primary circuit interphase and intercircuit mutual coupling, non-transposition of phase conductors, and fault resistance is developed during the fault and profault operating conditions, for which the errors have their greatest individual and combined effects are formulated. The errors have been evaluated by computer programming on the basis of which their consequences in relation to the fault operating performance of distance protection is assessed. The error study has been made for primary oyoton fault voltages and currents and hence for the relaying signals derived from them, which are sinuspided quantities at supply frequency. The sources of error in the protected circuit is collected in the following form -

 intorphase mutual coupling, ii) intercircuit mutual coupling iii) non-transposition of conductors, iv) fault resistance
 The errors have been calculated for the following specificd conditions.

- 1) profault transfer of active and reactive power both in sagnitude and direction
- 11) specified short circuit levels at the busbar torminations of the interconnection
- (11) ratio of the positive sequence to the sore sequence impedance of each infecting source
- iv) type and location of the fault
- v) ratio of source impedance to line impedance

The errors due to interphase and intercircuit coupling have been stated to be eliminated by compensation methods normally employed. The relaying error  $F_A$  due to lack of conductor transposition is formed as

$$P_A \sim \frac{V_G}{I_F(n)} - \frac{V_G}{I_F(v)}$$

There  $I_{F(\frac{1}{2})}$  denotes the compensated relaying signal calculated on the basis of an assumed transposition of conductors and  $I_{F(n)}$  corresponds to the same quantity calculated for a given set of impedance parameters. If  $I_{ro(\frac{1}{2})}$  is the emactly compensated signal then the error  $F_{\rm R}$  arising from this source is given by

$$P_{B} \simeq \frac{V_{\Lambda}}{Y_{E}(t)} - \frac{V_{R}}{Y_{EO}(t)}$$

The error  $\mathcal{P}_{n}$  due to intercircuit mutual coupling is given by

$$P_{c} = \frac{(I_{A2} + I_{B2} + I_{G2})(1 - \pi) Z_{B2} + (I_{A1} + I_{B1} + I_{G1}) n Z_{D2}}{I_{ro}(t)}$$

The error due to fault resistance is given by

$$P_{\rm D} = \frac{I_{\rm f} R_{\rm f}}{I_{\rm re} (t)}$$

Thus for sound phase coopensation to have the sum total of all orrors as

$$F_{A} + F_{B} + F_{C} + F_{D} = \frac{V_{B}}{I_{r(n)}} - (n + I_{r(n)}) Z_{0}$$

thero Z<sub>0</sub> is the colf impedance per unit length between conductors in the 'a' and 'b' phases with common earth return. For residual componention we have

$$P_A + P_B + P_C + F_D = \frac{V_A}{I_r(n)} - (n + L_E) Z_1$$

there Z<sub>q</sub> is the we coquence impodence per unit length of the faulted circuit. The errors due to lack of conductor transposition are different for each of phase and it has been shown by the author that some of the errors tond to cancel with one another and that there is an interdependence between them.

However S.A. Whooler<sup>(52)</sup> in the same year examined the cases of significant mutual coupling impedances between the two circuits in double circuit over head lines. His study was conducted for different primary circuit arrangements and for the condition when one circuit is out of service and earthed at both onds. The conclusions of his study indicate that distance protection may over-reach when detecting earth-faults if zero

Doguonco currents flow in a parallel circuit in the opposite direction to zero sequence components of current in the circuit in which the geasurement is made. Nevertheless the extent to which this can occur in practice is severely limited by system configuration and over-reaching has been shown not to occur if the double circuit lines are connected to the same busbar at one and only if a single phase earth fault occurs on one of the two circuits. It has also been shown that a failure in discrimination due to sutual coupling effects depends upon the distribution of sequence components of fault currents and failure in discrimination is not likely if impodance protections are set on the basic of circuit solf impodances in an inter-connected multiple earthed systom. The author has advocated that it would be prudent to rostrict sone cetting in certain particular cases where the total fault curront comprises almost entirely gero sequence compononts.

The offect on distance relay performance of operating only one circuit with the other isolated and earthed at both ends in the case of double circuit lines was studied by H.D. Humpage and H.S. Kandil<sup>(53)</sup>. It has been stated that relaying conditions arise requiring a resetting of the forward reach settings. Earth fault conditions give rise to apparent impedance: values which are generally less. Computer studies were conducted by them to evaluate the discriminative performance of distance protection under earth fault conditions both under single circuit and double circuit working. It was found that conditions necessitated in the solection of the forward reach settings of zone  $\frac{1}{2}$  relays so as to


gaurd against those relays responding external to the protected circuit. The errors in the reactance measurement under earth fault conditions discounting the effects of fault resistance amounted to as much as 20%. Obviously the presence of the fault resistance would accontuate these error values.

On a double circuit line with little or no generation at the far end, a fault on one line will be supplied with a substantial amount of current wia the sound line. This current will induce a voltage in the faulted line which will make the rolay under-reach, in that line. This tendency will decrease as the fault approaches, the remote bus, so that under-reaching will not seriously affect the zero 1. As such mutual componention is normally cuitted<sup>(19)</sup>.

## 3.7.4. (V) Transiont Errors

When a fault occurs, the current and voltage at the relay underge a sudden change in amplitude or phase angle or both. This sudden change causes the sinusoidal current to be offect by a decaying d.c. component whose amplitude depends upon the memory in the cycle at which the fault occurs and whose duration increases with the X/R (time constant) ratio of the circuit. These transients take the form of a decaying d.c. component which offsets the current or potential wave so that one half of the wave has a greater amplitude and a longer duration than the other. This will cause decreasing alternate positive and negative errors in both amplitude and phase comparators so that they will test to over reach during every other cycle unless means of providing average measurement are incorporated.

In voltage comparison the line voltage at the relay location is compared with the voltage drop across an impodance which is the replica of the protected line section on a secondary basis. For a fault at the end of a protected section the line voltage at the rolay is produced by the line current flowing through the impodance of the protocted section. Concequently, it's transiont bohaviour is identical to that of the voltage produced by the same current flowing through a replica impedance provided that the system impedance is homogeneous (the source is pedance Z, is invariably more lagging than the line impedance In both applitude or phase comparators  $(IZ_{R}-V)$  is con-2, ). pared with IZ<sub>R</sub> or V. Gines all these terms contain the primary current transiont equally reproduced, it cancels out in the measurement of impodance in a homogeneous system. On a nonhomogeneous system where the source impedance is more lagging than the line impodance the transient response of the line potontial will not bo the came as that of the current. Honeo the currents or voltages compared in the relay will not be matched for a fault at the end of the protocted section so that a fast relay can over reach if the fault current is considerably offect. In practice this is provented by delaying the relay by 10 or 20 no for fault near the out-off point of 2010 1 co that it's operating time exceeds the time constant of the protected coction. In curront componention the replica impedance is connected in corice with the potential circuit. The relay curront in both casos is : [Refer Figs 3.40 (a) (cb)]



$$\frac{(IZ_{R} - V)}{(Z_{R} + Z_{T} + R_{V})}$$

thoro,

2. = is the relay impodance

 $B_{V} =$  series resistance adjusted so as to make the circuit have a low time constant

1.0. 
$$\frac{L_{R} + L_{P}}{R_{R} + R_{P} \diamond R_{V}} \neq 6 \text{ ms}$$

This low tipe constant provents any transient error due to dying away of the current in the secondary of the p.t. without appreciably affecting the consitivity of the relay emerget in the case of EHV lines of extremely high X/R ratio. In such cases more relay amplification may be necessary or linear couples can be used. Although the replica impedance matches the line impedance for a colid fault, it does not allow for resistance in the fault. This is not so important in a she relay because any over reach merely makes the she circle for transient measurement to bulge sideways and this causes an improvement in its characteristic because it provides somewhat more telerance for fault resistance without increasing the distance reach.

3.8 In conclusion it may be stated that the commonly used distance roley characteristics are quite satisfactory in many caces. Characteristics with special and more flomible shappes are, however, desirable in the presence of additional resistances measured in some cases as large impodances with important reactive components, power swings, load impedances of the same order as the fault impedances, transient errors and/or infeed currents not measured by the relay in question. Hence no combination of characteristics and no exact shape and setting range can be stated as the only correct ones in all cases.

#### CHAPTER\_IV

### PAULT LOCATORS - THEIR DEVELOPMENTS TYPES AND THEIR REQUIREMENTS

### 4.1. INTRODUCTION:

Power system transmission line short circuits are of frequent occurance on an extensively connected high voltage system. These disturbances usually result from lightning or other mechanical causes or other causes resulting in failure of insulation. In either case it is desirable to locate and inspect the source of trouble. This is particularly true if the outage is permanent and must be attended to before service is restored. The determination of the distance to the fault also enables in organising rapid repair work.

5.2. DIVELOPMENTS IN PAULT LOCATORS

### 4.2.1. Use of Oscillographs

Four Engineers have been engaged since 1935 in the process of analysing the nature of faults and the location of the faults. The early documented work is reported by G.S. Gerell in his paper (56) wherein it is stated that an automatic escillograph was installed at a 66 KV substation at Venice, Illinois and was connected to record the ground current. A fault which occurred in the system was duly isolated and the escillographic records were analysed. From a not of general equations which the author has indicated in his paper, the probable location of the fault was determined and was subject to a physical inspection of the line as a counter check. Solailed inspection revealed that at a point 3000 ft. away from the indicated location 6 insulators had flashed over on an insulator string. The error in the oscillograph determination of the location of the fault was less than 45 of the total length of the line. The method of determination enabled the power system engineers to have a proper perspective of the nature of the transient fault, circuit voltage and current magnitudes at fault inception and enabled to have proper coordination of the protective system.

4-2-2-Similarly in 1946, H.F. Dupins and U.E. Jacobs published a paper<sup>(57)</sup> describing a mothod developed for the detormination of the location of ground faults after extensive studies conducted on a 140 KV grounded moutral system after obtaining oscillographic records of the system from 1941 to 1945 involving about 250 lins faults out of which 96% of line faults involved one or two phages to ground. The method applied to ground faults grounded' system in a noutral of two or more parallel lines and is based on the comparison of the magnitude of ground currents in the faulted circuit and in the unfaulted circuits. The oscillographs word initiated by instantaneous under voltage relays connected to the 140 KV P. T's and by instantaneous UCR's in the 140 KV noutrals of the grounded transformer banks. The initiating rolays wore sot to ensure operation for at least two oscillographs for all faults within the notwork. The oscillographs in service ward of the 6 element type of which three elements were used to record line to noutral voltage and the remaining three to record ground currents. The following factors were used in the ground fault analysis.

- (a) magnitude and relative values of ground currents from each and of the faulted circuit with both and closed.
- (b) magnitude of ground currents in the faulted circuit after one end opens
- (c) rolative values and direction of ground currents in unfaulted circuits in parallel with the faulted circuit with


1) both ends of the faulted circuit closed, and

- after one end of the faulted carcuit opens
   (d) magnitude and relative values of currents in contributing circuits from ground sources
- (0) recorded potential
- (f) changes in cagnitude of ground fault current with changes in the nature of the fault that is one line to ground fault changing over to two line to ground fault.
- (g) relay operation concorning
  - i) operating time of time dolay relays, and
  - 11) pick up and operating range of instantaneous relays.

The above factors were utilised in drawing up a complote set of curves consisting of impedance curves, maximum ground fault current curves and ratio curves. These date curves were made up from the 4ve, -ve and zero sequence diagrams by calculating the 4ve, -ve, and zero sequence impedances at a sufficient number of points between the two stations to ensure drawing of

curves so as to be accurate enough. The calculations were simplified by using linear values of impedance rather than the complex R +4 X quantity. The current curves were used in detormining directly the fault location as these were plotted as current against distance in siles, and particularly so if the magnitude of the fault currents happened to be near the maximum valuos. The ratio curves were plotted using the current in one circuit as the reference and the currents in the other circuits as a percentage of the reference current and these were applied for determining ground faults in parallol circuits. The authors claimed that with oscillographs at each station it was consistently possible for faults to be located within a mile of ito occurrence. Hevever this method also did not find favour for reasons stated in para 4.2.6 and also the method applied only for locating ground faults. The accuracy of the curves was subject to discropancy as the effoct of tower footing: resistance and are resistances were neglected.

4.2.3. In 1957, Mayashio Gaba(70) has stated that the fault locators used in Japan do not use the method of measuring current and voltage at the terminal of the line because the neutrals of most of the power systems in Japan are grounded through resistance or ground fault neutralisers. Only in GHV the neutralsare solidly grounded and automatic escillegraphs are made applicable for fault location. An electronic counter provided along with the equipment for distance indication has proved to be quite reliable and the electronic counter has been used as a back up to the GRO.



.

1ATK- auxiliary reion delayed on picked up for 0.075. 2AR-relay of pressing delies R-recistor 1-R-bypassing adjusting resistor. 2R-3 kohm. 3R. 4 kohm. 4R-25 kohm. 5R-300-600 ohm. 7R- 0-30 ohm. C-capacitor 600 U.F. A- annuter, range 0-100 U.A. loop resistance of 650-800 ohm. B-button.

(72) A.B. Bargan also reports of the use in U.S.J.R. of 4.2.4. automatic oscillographs with records being made on camera film to record the nature of changes in the currents, and voltages boforo and aftor the occurrence of a fault, so as to examine the stability of parallol operation, type of short circuit, sequence of tripping or closing of individual terminations and also to detoraine the fault distance. The distance to the fault is estimated from a record of the sore coquence current fod from each of the faulted line, and to speed up the fault location calculations, special nonograms are used. These nonograms are used in conjunction with fixing amoutors connected to record the zero sequence current. These fining amotors have their readings fixed by the pointer being preseed down thus leaving a permanent rocord until rocat canually, (Refer Figs 4.1 and 4.2)

4.2.5. The CIGRE Committee Report<sup>(68)</sup> states that perturbograph and metallised paper recorders are normally still being used by utilities the world over to record fault quantities. Calcultation of the distance to the fault from these quantities is done by technical staff.

4.2.6. <u>Mondvantamena of Oscillographs as Fault Locators</u>

Those fault location methods did not find much favour as it involved obtaining the oscillographic film of the fault quantities, analysis of the escillographic film which once again depended upon human judgement and elaborate calculations which all coupled together increased both time and labour - a condition which was cortainly not conducive in the event of a sustained fault.

9J

Generally only earth faults are located by recording line zero sequence current. The method requires the services of specialised technical staff for calculation and interpretation of the recorded quantities causing delay and errors in fault location. Are resistance, d.c. component and double circuit line effects influence the location of the fault and as such causes errors. Jeveral countries, according to CIGRS Committee Report<sup>(68)</sup> report of 90% of accuracy with this method.

## 4.3. DEHO RAMALIA PAULT AUCATORS - THE LIMADCOPE

In 1948, J.R. Leplic and R.H. Ridd dovoloped the Linascope<sup>(58)</sup>. The "Linascope" is an electronic fault locator which uses an echo ranging method for determining the location and nature of transmission line faults. This device was in use then on open wire telephone circuits for the location of various fault conditions including opon and short circuits and high registance joints. Tests were performed on h.v. transmission lines which wore isolated for the said purpose and faults were locatod at distances as far as at 300 miles. The equipment used the application of a high frequency pulse inserted into the line by means of a h.v. coupling capacitor, and the author proposed to have a photographic recording gear along with the instrument for the continuous inspection of live lines in order to locate transient faults such as would occur with lightning flash over of live line insulators. The principle of this method consisted of the application of a voltage pulse of a short duration of 25micro seconds to the terminals of the transmission line, the voltage would in that case travel with a certain

velocity depending upon the line parameters with negligible distertion: and only slight attenuation. New if at any point in the line there is an abrupt change in the line impedance, then a pertion of the incident wave is reflected back towards the source, while the remainder of the wave continues in its original direction. The eche pulses returning from any fault on the line are displayed on a suitable time base cathode ray tube screen, and in order to obtain a steady visual pattern, the pulse is generated repetitively. The time required for the return of any particular eche was then measured and hence the distance to the source of that eche was determined. The magnitude and polarity of the eche gave information regarding the nature of the source of the oche. For example (i) U.S. on line

0.C.

Z = / L/C Incident voltage i Reflected voltage i Transmitted voltage 0 Scho of same polarity and of same .

source magnitude.

(11) S.C. on line

S.C.

Roflocted voltage -13

Transmitted voltage = 0

Echo of sams magnitude but roversed in polarity. with source. Here locating a fault on a power line, the line is first deenergised and grounds are applied as a cafety precaution. The ideascope is then applied to the line directly to one conductor and the other to the ground. The distance to fault is measured by using a calibrated mileage scale laid along the face of the GRO tube. This method is still in vogue particularly in the ITI Fault socator type 401(59) The range of this locator is 200 miles, operates on 230 V, 50 Hz, and sends out a pulse of 10 micro seconds duration during each cycle and receives back the oches from the fault. A oscilloscope is used to measure the time between transmitted and reflected pulses and hence the distance to the fault. The exact distance to fault is determined by counting the number of markers from the outgoing pulse upto the tip of the hip. Every marker corresponds to 5 miles longth of the line.

The authors in their paper (58) also described the use of the "Linascope" as a transient foult locator as mentioned carlier by application of a high frequency pulse through a h.v. coupling capacitor and an oscilloscope with a photographic recorder. Their experimental results confirmed that all open circuited faults and line to line faults were determined to a reliable degree of accuracy. Similarly in 1949 Spaulding and C.S. Diesmond (60) confirmed the location of h.v. power line faults by the eche ranging means and indicated its use as a transient fault locator.

# 4.4. FAULT LOCATORS BASED ON MEASUREMENT OF MAVE TIME (RADAR FAULT LOCATORS)

In 1948, Stovens and T.W. Springfield described in their paper (61) a method of fault location based on the measurement

of the time required for a wave to travel between the fault and a known point and listed the following three methods using a general approach.

- 1) The "pulse radar " mothod
- 11) The "modulated frequency method "

111) The " fault generated surge method "

The authors inform that "The fault generated surge method" was employed then by the Benneville Fower Administration using two types both of which make use of fault generated surges and were designated as Type A and Type B, to distinguish one from the other. Both the types are automatic and are capable of being coupled to live lines and will complete their measurements before the fault are is extinguished, and they locate faults which are not sustained. The type A fault locator is accurate, was in successful operation but it then required a photographic film. A further treatment of these fault locators is given in para 4.8 and 4.11.

# 4.5. GROUND FAULT LOCATORS BALLD ON MUASURELIMITS OF REGIDUAL

4.5.1. In 1958, A.C. loc<sup>(62)</sup> developed a ground fault locator which is made to operate on the residual current through a opecial instrument and an instantaneous current relay inserted in the secondary circuit of the current transformers at each end of the line. The principle used here is based on the fact that the distribution of zero sequence current in a system during ground fault depends only on the zero sequence network of the system. The percentage of the total ground current that is contributed by each end of a faulted line is constant for a given point of fault and varies with the location of fault along the line. The measurement of the zero sequence current ingut to each and of line at a definite short time after the start of the fault and the ratio of input to one and of the line to the total input is computed. With this information the location of the fault is found with reference to a precalculated plot of this ratio against the distance to fault from one and of the line. The operation of the ground fault locator follows the following coquence of operations.

- (1) When a ground fault occurs, the instantaneous current relay energiess a thephone type slow relay which after a definite time.delay closes a seal in contact so as to cause a pointer locking coil to operate, thereby locking the instrument pointer in the position it occupies.
- (11) A red bulb glows whon this operation takes place
- (iii) The instantaneous current rolay is an ordinary comporcial relay mounted externally. The reading obtained from it is then used as described above to determine the location of the fault.

4.5.2. In 1962, firtin J. iants published a paper  $^{(63)}$  outlining a method for locating ground faults almost similar to the one developed by A.C. loe  $^{(62)}$ , but by determining the current data of the phase and residual currents from a single terminal. Ground faults located by ground fault current ratios that is ratio of ground current from one terminal to the total ground current and comparing it with precalculated values has been quite successful. However, when data are available from only one

ond of the line such as when one ceasuring device fails to record or whon faults occur in a three torainal line, the ratio of ground currents cannot bo used. Further the values of actual fault currents are usually not indicative of the fault location bocause of the unknown offect of the fault resistance. Thus the author proposed a new method to supplement the ground current ratio and in many cases to enable the fault location to be determined from current mensurements of one terminal only. The method requires the values of the faulted phase current and residual line current prior to the opening of the circuit breakers in the fauled area. The mothod is offective for single phase to ground faults provided substantial positive and zero sequence current components of different magnitudes are flowing into the ground. The ratio of the faulted phase current to the residual line current is used. This ratio neutralises the effect of fault resistance while using current measurements from one torminal only. If data are available from both ends, the ratios of ground current from one end to the total ground current, ratio of phase current from one and to the ground current from and and ratio of phace current from opposite and to the ground current from opposite and can be determined. These ratios are plotted against percentage died tance of the line. A set of sample curves drawn for Bennoville Power Administration are given in the caid paper and have been used to determine the fault location. The author has also given ? a formula for directly calculating the fault location if the circuit does not involve mutual coupling and the formula expresses/ the fault location in terms of the fault current ratio of phase to ground from one and the circuit parameters.

### 4.5.3. Reasons for non use of ground fault locators


The above methods did not find favour perhaps due to the fact that they were meant only for locating ground faults. Further errors due to fault resistance, are fault resistance due and these/to mutual coupling did not give the precise location. The probable uncertainty of the curves did not also help in locating the fault location precisely or to a fair degree of accuracy.


#### 4.6 PAULT LOCATORS USING DEUTRAL ADDITION

Fault location by neutral amotors is similar to the mothod outlined in para 4.5. But those methods are no longer being carried out as this method particularly has the same troubles with are resistance, tower footing resistance, mutual coupling of double circuit lines, d.c. components etc. and it's accuracy in recording is rather poor. As such no future is predicted for this method by the CIGRE Committee <sup>(68)</sup>.

## 4.7. PAULT LOCATION USING STANDING WAVE MUTHODS

The standing wave mothed (64,69) is based on the resonance and impedance transformation properties of a quarter wave transmission line. The principle used is that when a sinusoidal voltage of frequency 'f', wave length ' $\lambda$  ', is applied to the terminals of a line, whose length is an integral multiple of  $\lambda/4$ , with the line terminated in a lead  $Z_{\rm L}$  which is different from  $4_{0}$ ; the characteristic impedance, then standing wave patterns are not up on the line. The forward and reflecting waves existing on the line combine to produce nodal patterns alternating with antinodes. Such lines of length  $\lambda/4$  and integral multiplies of  $\lambda/4$  reveal





the property of acting as impodence transformers in that the load impodance ZL is procented to the input terminals as an impodance of value  $\frac{1}{2}$ , when the line length happens to be any odd multiple  $^{i+}$  And for even multiples of  $^{i+}$ , is  $Z_{\rm L}$  itself. Thus for a of long line of 2/4, an 0.C. at the lead appears transformed as a S.C. at the source torginals and a short circuit at the load and appears as an 0.C. at the sonding ond. The offect is likewise present when the line length is constant and the frequency of source is gradually increased. However in practice the constant length may take the form of distance 'x' between sending and and a fault somewhore along the line. As the generator frequency is increased its wave length is correspondingly decreased and pasces through values  $f_1, f_2, f_3, \ldots, f_n$  otc. such that 'x' the fault distance becomes successively equal to  $\lambda_{4}, \lambda_{2/4}, \lambda_{3/4}, \dots, \lambda_{N}$  otc. Duo to attonuation the J.C. and O.J. appear as maxima and minima.  $\triangle$  f is the frequency difference between two successive maxima Iſ

$$I = \frac{V}{2 \wedge f}$$


or minima and 'v' the velocity in medium then

Honce this mothod consists in fooding the output of a sinewave oscillator of very wide frequency range into the terminals of the line, and to note the maxima or minima on a high impodance voltmoter such as a VTVM connected in the circuit. (Refer Figs 4-3)and 4-7) 4.8. FAULT LOCATORS USING FREAMENCY MODULATION METHODS

In the Frequency Hodulation method, the frequency of a high frequency carrier is made to change linearly in a sawtooth fachion and this pattern is repeated at modulating frequency and

is ipproseed on the line terminals. The wave at a particular frequency travels at a time "t." onwards, gets reflected, and arrives at the sending end at time 't2'. The interval (t2-t3) doponds upon the distance of the fault and the wave velocity. During this time, however, the source frequency is constantly changing and the time 't,' will have attained some new value. Thus we have at any instant of tics, two frequencies existing at the input terminals, one lagging in value from the other by a small frequency difference. These two frequencies are fed to a minor circuit where they beat with each other and produce a beat or frequency difference which is proportional to the time difference and honce the distance to the fault. An interesting design, development and tost results of such a fault locator is furnished by David R. Steven et al<sup>(71)</sup>. The authors have described a simple pulse radar system and have analysed the errors associated with it particularly those due to receiver band width and noise. The frequency modulated systons, according to the authors nover approached boyond the analytical studies that were done in the early 1940's and the systoo described by them is similar to the pulse radar system in that it requires a transmitter, a receiver, an antennae and a reflecting target. This system transmits a continuous sawtooth wave form, which is used on the modulating signal. This when used as a transcitting signal varies linearly with time for a given interval and then repeate. This signal when it reaches a reflecting target. returns to the antennae, and the signals present at the antennae are as follows:

102



The frequency difference between the two wave forms is a constant frequency in the time interval nT + T to (n+L)Tfor  $n = 1,2,3, \dots, N$  and T is the time required for the wave to travel from the transmitter to the target and back whilst Tis the sweep duration. This constant frequency difference is stated to be directly proportional to the distance to the target and the same is given by the equation.


$$d = \frac{CT}{2}$$

The frequency 6F and time T are related by the equation

$$F = \frac{T}{T} \Delta F$$

$$C = \frac{CT\delta F}{2\Delta F}$$

The author has compared the errors that would be produced in the frequency modulated system with those of the pulse radar system and has concluded, that the frequency modulated system is more accurate. In addition the frequency modulated systems possess all the advantages of a pulse radar system with a higher signal to noise ratio. The block diagram of a frequency modulated fault




location system as developed by him is as follows :

The system consists of a linear sweep generation network followed by a coupling/decoupling network to place the sweep on the line under test. The coupling/decoupling also provides a signal to the receiver network which in turn supplies the frequency difference of to the frequency counting network. The protetype of the above fault locator was subject to tests on a simulated line to observe the waveform at various points and to photograph them. Field tests with the protetype indicated that the uncertainty in the measurement and by calculations was found to be of the order of 2.5 cycles on a 200 miles line which corresponds to about 0.1 mile of 530 ft.

4.9 FAULT LOCATORS BASED ON MEASUREMENT OF IMPEDANCE

4.9.1 Fault Locators based on the measurement of impodance have been developed by Siemens Ltd., in 1965-1966 and the same has been published in the firm's review (65,66). These fault



locators are connected permanently in the system and the fault point is measured on the principle of distance measurement. The device is therefore fed with the fault current and the voltage drop along the faulted conductor. The device determines the quotient of the voltage and current and hence the distance of the fault in the form of an adjustable resistance. If the value of this resistance is made equal to the impedance of the conductor on the line section to be supervised, the length of line section corresponds to 100 percent of the fault scale deflection. The firm manufactures two types one for supervising one single line on any end and the other with an additional relay to supervise as many as four lines. (Refer Fig.4.4)

4.9.2. The CIGRE Committee<sup>(68)</sup> has made the following observations on these type of fault locators.

- (a) the opening time of high speed circuit breakers
   is sufficient to allow the locator to measure the
   distance to the fault, the requirement of which is
   approximately 40 m.secs.
- (b) arc resistance influences the measurement, but it can be compensated by using one locator at each line terminal.
- (c) double circuit lines require the same compensation
   as is required in the case of earth faults in
   distance protection.
- (d) the d.c.component of the fault current has a negligible effect.

105

- (e) the error from user countries has been quoted as anywhere between 3 percent to 20 percent and over and these generally refer to laboratory tests.
- (f) Artificial fault tests carried out at site to explore operation of the locators have indicated errors greater than 5 percent especially for faults near the fault locator station.

4.10 FAULT LOCATORS BASED ON MEASUREMENT OF INDUCTANCE (Refer Fig 4.5) 4.10.1 A locator based on the measurement of inductance has been developed by M/S G.E.C. Measurements of England (67). The manufacturers claim that it is ideally suited for short circuit and flashing faults on overhead lines. The device upon the occurrence of a fault measures the line inductance between the fault and the relaying point before the circuit breaker opens and stores this information. This information is retrieved from a plug-in portable unit for interpretation of the fault location after which the stored information is erased. Two types namely XTF 31 and XTF 32 are available. one of which namely XTF 31 is suitable for general use and installation at relaying points while the other type is for use on systems with autoreolosing facilities. In this type the information stored is erased automatically upon the occurrence of subsequent faults and then any subsequent information can be stored. The device requires two separate units to cover all types of faults - one to measure phase to phase faults and the other to measure phase to earth faults. The unit connected for measuring phase to earth faults requires an externally mounted residual current compensating transformer.




FIG. 4-5- FAULT LOCATOR BASEL ON INDUCTAINCE MEASURE MENT.

4.10.2 The principle of measurement is based on the instantaneous equation


$$o = L \frac{di}{dt} + iR$$
  
tho  
where o, L, i, t and R havo/usual meaning.  
The measurements are taken at time t = 0 and hence the above  
equation simplifies to

$$o = L \frac{di}{dc}$$

The inductance of the line is measured by comparing the instantaneous voltage 'e' with the rate of rise of current di/dt at current core and these two quantities are stored in capacitors until the measuring unit is used to measure the ratio  $L = (\frac{0}{di/dt})$ .

4.10.3 The principlo of measurement of the inductance eliminates the effects of the are resistance, d.c. component, tower footing resistance, and fault current value. However compensation is required in the case of double circuit lines. The measurement errors according to laboratory and field tosts do not exceed 3 percent according to CIGRE report<sup>(68)</sup>.

4.11 <u>PULSE REFLECTION FAULT LOCATORS</u> (Radar Fault Locators) 4.11.1 The pulse reflection locator classified under Radar Locators as described in the CIGRE paper<sup>(68)</sup> states that r.f. energy or d.e. is used to trigger the time base of a cathodo ray escillograph. The reflected pulses are shown on the escillograph just on as in the Beheranging type of fault locator such that the distance along the X-axis is proportional



to the distance to the reflecting point on the line at the point of fault. The trace can be expanded and shifted along the X-axis to permit more detailed examination of interesting sections. These traces are also compared with photographs showing natural reflections from healthy line sections in order to detect any additional reflections. The accuracy of these fault locators is reported to be good and a fault can be located within ± 300 m to 600 m or within ± 1 percent to 2 percent of the length of the line whichever is the greater. It is mentioned that all countries use the pulse reflection locator on dead lines and only for permanent faults. The coupling to the faulted line is generally done by means of an insulating Refer Fid 4.6 rod or a shunt capacitor. The line traps have no significance as they are bypassed. The locators may be used for single or double circuit lines and are of course not influenced by arc The locators are generally provided with arressters resistance. to safeguard operating personnel.

4.11.2 The following causes of maloperation have been reported.

- (1) faulty components especially with the equipment manufactured earlier and still in use.
- (ii) power line carrier signals.
- (iii) ice on conductors
- (iv) attenuation of the signal due to the coupling by cables to the H.V.lines
- (v) inductive disturbance from live busbars

(vii) micuco of the dovices by operating personnel

4.11.3 It is quite a woll known fact that transmission lines across the country are probably the most noisy setting as for as a signal of any type is considered and another characteristic of the line is the attenuation. Associated with noise and attenuation is the limited band width available for any signal applied. Power lines carry not only the power frequency voltage and current but also higher frequencies which are generally used for telenetry, relaying, communication etc. The presence of these higher frequencies limits the available frequency ranges for additional systems. Thus a fault locator placed on the line to operate with the line in the energies condition will have covere bandwidth restrictions.

4.11.4 The pulse system described carlier is essentially a closed loop radar system because the pulse is transmitted along the line instead of into the atmosphere and a reflected pulse is received when a fault exists on the line. The several advantages of a pulse system are

- (1) the speed with which the fault is located
- (11) the ability to make the system mobile
- (iii) Polativo simplicity of the system
- (iv) vory for porsons are required to operate the system

The chief dicadvantages of the pulce system are

- (1) limited band width of the transmission systems causing the transmitting pulse to be distorted
- (11) likelihood of maleporation due to caused such as the presence of carrier signals, attomuation etc.
- (111) relatively high cost.

4.11.5 The Foranti live line conitor<sup>(68)</sup> explores the live line upon the occurrence of a fault with the conitor owitched to the faulted line by it's distance protection. The monitor locates faults by using the principle of radar distance measureconto which in offect consists of a transmitting a corios of chort r.f. pulses of 1 M c/s along the line being monitored and any discontinuity causes the pulse to be reflected back to the monitor receiver. The received signal is displayed as a trace on a cathedo ray tubo display. Lins damage and open or short circuit conditions cause large coale pulse reflections that are capily recognized. The location of the fault is then simply determined by the examination of the trace, the whole longth of the X-anis representing the whole longth of the line. A polaroid ecmora is sensities incorporated to provide automatic recording facilities. Field toots carried out have given oncouraging results and on artificial fault was located with a manipum error of one tower for a distance of up to 70 miles. The equipment is rather expensive and problems arisein it's coupling to live Hy lines as also specialised chift personnel are required at stations where they are installed. Hence it's use has become limited to special cases.

4.11.6 The development of new types of radar fault locators<sup>(68)</sup> use the transient quantities that arise during the occurrence of a fault. Three such new devices have been recently developed. The first of these utilises the high frequency fault transient for detection and location of the fault. The transient waveform generated by a fault has

(1) a d.c. component

(ii) a group of high frequency components

and has been demonstrated that the high frequency is inversely proportional to the distance of the fault, and the frequency also depends upon the type of fault. Records from automatic oscillographs in the U.S.A. indicate a high harmonic content for ground fault currents of less than 40 percent of current transformer rating and the magnitude, frequency of the harmonics depends upon the ratio of the nonlinear resistance in the circuit to the impedence and increase considerably during a fault with certain frequencies predominating (49). Thus the new device measures the frequency of the fault transient, it's amplitude and line current and operates under substation computer control which in turn determines the type and location of the fault. Laboratory tests with this device have indicated encouraging results, and the conclusion is that these type of fault locators merit further investigation on account of their feasibility.

The second of these devices uses the pulses from the fault itself. The first travelling wave that reaches the end station will start a time counter in the equipment, the wave then reflects back from the station towards the fault and meets the arc. If this has a sufficiently low impedance, the wave reflects again and reaches the end station for a second time. The time counter stops and the measured time will correspond to twice the distance to the fault. Field tests on laboratory prototypes have indicated successful locations to about 40 percent only and limits it's proper functioning to lines without any extra reflection points.

The third device is similar to the second device but uses the time difference between the receipt of the travelling waves at both ends of the line. It has been stated that about 65 percent of all faults were located within 2 percent of the length of the line with this type.

### 4.12 PAULT LOCATOR USING NEGATIVE SEQUENCE QUANTITIES

The CIGRE Committee<sup>(68)</sup> also reports of the development of a locator which works from negative sequence quantities. It covers all types of faults except a three phase fault. The negative sequence quantities  $I_{2A}$ ,  $V_{2A}$ ,  $I_{2B}$ ,  $V_{2B}$  at the ends of a faulted line AB have to be measured. If  $'Z_2'$  is the impedance per KM and 'L' the length of line AB in KM, the distance 'x' between 'A' and the fault is given by

$$x = \frac{(v_{2B} - v_{2A}) + L I_{2B} Z_2}{(I_{2A} + I_{2B}) Z_2} M$$

It's accuracy is no better than 90 percent.

#### 4.13 USE OF TRANSISTORS IN FAULT LOCATORS

The time available for estimating the distance to fault and leaving a record is the total clearing time of the

fault which, nowadays, is only a few cycles and clearly insufficient for electromagnetic movement. But with transistor circutory very fast measurement and recording is possible and some distance relays already include a transistorised fault locator<sup>(49)</sup>.

### 4-14 SURVEY OF MAIN TYPES OF PAULT LOCATORS

In their survey of the main types of locators in use, CIGRE Committee<sup>(68)</sup> has reported that the pulse reflection locator is widely used owing to it's accuracy, it's low cost and as one of the first to be produced by the industry. Many countries use locators which measure directly the distance to the fault by interpreting fault currents and voltages as supplied to distance relays. The poor accuracy of these locators has been pointed out as due to the effects of arc resistance and effects of mutual interference due to double circuit lines.

A few countries locate earth faults only by low inertia ammeters which are clamped automatically at a fixed time after the occurrence of a fault. The reading of the instrument is followed by calculations done by the technical staff, and the accuracy has been acceptable only for single phase faults.

### 4.15 IMPORTANCE OF A FAULT LOCATOR IN SERVICE

The importance of having a fault locator in service are to give an idea to the despatcher when having to decide

- (1) to give an idea to the despatcher when having to decide whether to reenergise a tripped line or not.
- (11) to indicate the patrol team to find the point of repair as quickly as possible.

- (111) with the installation of fault locators, it is sufficient to patrol only that section of the line as indicated by the fault locator.
- (iv) line patrolling from the ground is relatively slow and expensive in bad weather or rough country and do not always locate the point of occurrence of a transient fault. Sectionalised switches by icolating a sustained fault in a line section simplifies the problem, but does not altogether solve the problem of locating the fault with the minimum possible time. This is overcome by having a fault locator in corvice.
- (v) A fault locator in service reduces permanent outages as timely maintenance of transient faults can be done and this therefore enhances the reliability of the system.

### 4.16 REASONS FOR RESTRICTED USE OF PAULT LOCATORS

The restricted use of the fault locators appears to

- bo
- (1) the locators in use are rather inaccurate
- (11) the cost of now locators is rather high.

There is however a general tendonoy to increase the use of locators for permanent and transient faults of any kind, in order to limit outages of overhead lines and prevent permanent faults by checking the sections of the line where transient faults have occurred in order to find and repair weak spoths

# 4.17 REQUIREMENTS OF A FAULT LOCATOR (61)

The requirements of an ideal fault locator are

- (i) It should complete it's measurement before the fault are is extinguished. In this way it will locate faults which are not recetablished when the line is reenergised but which may, nevertheless have caused demage.
- (11) It should be able to locate a fault to the nearest tower or span.
- (111) It should be designed for installation in an accossible spot.
- (iv) It should not involve alow and cumbersome work such as developing photographic films before answers are available.
- (v) The results should be in a form as can be interpreted readily by any station operator or line foreman without having to resort to elaborate, time consuming calculations.
- (vi) The equipment should operate with safety to personnel and service.
- (vii) The equipment should be simple, rugged and relatively inexpensive.

# 4.18 CAPABILITY OF A FAULT LOCATOR (71)

A fault locator should be capable of detecting and locating the different types of fault encountered and these are

Momentary or transient faults (an example is a lightning flashover of an insulator which leaves no permanent damage). However these faults should be located to facilitate inspection and also for data collection

purposes for the future.

- (11) Sustained or permanent faults These include grounded conductors and as well as open and short circuits at all levels of test voltage. This type of fault cust be repaired as seen as pessible to put the system back into operation.
- (111) High breakdown faults These appear as faults to only high voltages. An example is a fallen line that is close to but not touching the ground. This creates areing grounds and prevents circuit breaker reclosure. These faults can also be considered as permanent as they must be cleared before system operation is restored.
- (iv) Latont faults Those are localised impairments which permit do not/provers successful operation under normal conditions. However the design inculation margin for surges and dynamic overvoltages is degraded. This is a condition that deteriorates with time and should be located with proventive maintenance in mind.

### 4.19 CONCLUSIOUS

In conclusion it may be stated that the emisting types of fault locators are reliable and have to a large extent been successful with percanent faults. There is a general tendency towards the greater use of fault locators for locating both permanent and transient faults. New methods and systems of fault locators seem to offer good prospects for locating both permanent and transient faults precisely, satisfying the requirement and capabilities of fault locators.

## 117

### CHAPT-R-5

### DISIGN AND DEVILOPEENT OF THE DISTANCE RELAX ALONG BITH THE PAULT LOCATOR USING ANALOG/DIGITAL CIRCUITS

### 5.1. <u>INTRODUCTION</u>

A rolay or relaying dovices which in the present case is the fault locator essentially have the following four elements<sup>(72)</sup> These are detecting, actuating, delaying and controlling elements.

The detecting closent responds to external variables and abruptly changes the state of the actuating element when the external variables reach certain values or exceed certain threshol conditions.

The time dolay clowent introduces a time lag in the rolay operation.

The actuating element of it effects changes in the pick up settings of the detecting elements of other devices such as a tripping device, is then called the controlling element.

### 5.2. MAASURING UNITS

The dotecting and actuating elements are in a bread sense referred to as the Measuring Unit and the delaying element is inherently present in all such measuring units. Measuring units may be electromagnetic or static, and a comparison of these has been treated in the earlier Chapters. Although the relay and the fault locator proposed for design in this chapter does fall within the domain of static devices, yet it has been treated separately and styled as such as digital circuits deploy an altogether different mode of operation, using a set of well cotablished codes and circuitry which respond to logic governed

# 5.3. BINARY, DICIMAL AND OCTAL MUMBERS (73,74)

5.3.1. A number system is nothing more than a code representing quantity, and for each distinct quantity there is assigned a symbol. Thus in the docimal number system we have 10 basic symbols or digits from 0 through 9. However in a binary number system we have only two basic symbols namely 0 and 1. In the docimal system, after we reach the number 9 we form combinations of docimal digits to get numbers 10,11 ..... Oic. and these are obtained by combining the second digit with the first and so on. Similarly in the binary number system we combine the second digit with the first and others to obtain binary numbers 10,11, 101 ..... otc.

The bace or radix of a number system refers to the number of basic symbols used. Hence the decimal system has a base of 10, the binary a base of 2 and the octal a base of 8. 5.3.2. <u>Binary to Recimal Conversion</u> (73)

Hence in a binary system if there is a 1 in a particular digit position, we include the weight of that position and if there is a 0, we disrogard the weight of that position. The decimal equivalent is obtained then by adding the remaining weights. This identical weights, striking below the binary number the decimal weights, striking out these with 0 digit positions and then adding the remaining weights. As an example the decimal equivalent of 10101 = 16  $\beta$  4  $\beta$  1 = 164441 = 21 However in the case of binary fractions, the weights of each digit position to the right of the binary point are given by

> $2^{-1}$   $2^{-2}$   $2^{-3}$   $2^{-4}$   $\dots \rightarrow otc.$ Binary point

Thus the docimal equivalent of 1011. 11 would be

(8 +0 + 2 + 1). ( } + } ) = 11.75 5.3.3. <u>Resimple to Bipary Conversion</u><sup>(73)</sup>

As an example

Although there are several methods available, the most popular one is the Dibble-Dabble method. In this method, the decimal number is progressively divided by 2, with the remainder being written separately. The remainders taken in the reverse order form the binary number.

2	25			
2	12	remainder	1	1
2	6	romainder	0	
2	3	remaindor	0	
2	1	remaindor	1	
	0	romainder	1	

Thus the binary equivalent of 25 is therefore 11001. However in the case of fractions we multiply by 2 and record a carry into the integer position. The carries taken in the forward order is the binary fraction

As an example  $0.625 \pm 2 = 1.25$  with a carry of 1  $0.25 \pm 2 = 0.5$  with a carry of 0  $0.5 \pm 2 = 1.0$  with a carry of 1

Therefore the binary equivalent of 0.625 = 0.101. 5.3.4. <u>Rules of bipary addition and subtraction</u><sup>(73)</sup>

Addition	Subtraction				
0+0 = 0	0-0 = 0				
0+1 = 1	1-0 = 1				
1+0 = 1	1-1 = 0				
1+1 = 10	10-1 = 1				

Addition of binary numbers is done easily by following the ordinary rules of addition. Enveyor subtraction is done easily by other methods which require the definition of 1's complexment and 2's complement of a binary number. The 1's complement of a binary number is the number we get when we change each 0 to 1, and each 1 to a 0. Thus the 1's complement of 1010 is 0101.

The 2's complement of a binary number is what so comtain when we add a 1 to the 1's complement.

Thus 2's complement = 1's complement + 1. The 2's complement and 1's complement are very usoful in subtraction. In subtraction, instead of subtracting a number to add the 2's complement to it, and disregard the last carry. As an Example to subtract 1010 from 1101

1'D comploment of 1010 is 0101

 $2^{\circ}0$  complement of 1010 = 0101 + 1 = 0110

• 1101 - 1010 = 1101 + 0110 = # 0011

Disrogarding the last cary 1, the solution is 0011.

The other approach using the 1's complement is similarly done by adding the 1's complement of the number. The last carry is then added to the number to get the final answer.

As an oxample to subtract 1010 from 1101 1's complement of 1010 is 0101

$$. 1101 - 1010 = \frac{1101}{10010}$$

$$-10010$$

$$-+1$$

$$-10011$$

The carry 1 which was in the last position obtained after adding the 1's complement is removed and added it only the remainder as shown above. This is called the "End-Arcuns Carry ". The end around carry also indicates if the final ensure is positive or negative. If there is no end around carry, the final answer is negative and it is in the 1's complement form. Otherwise with a carry, the answer is two and remains as such. Example to subtract 1101 from 1010

1's comploment of 1101 = 0010

. 1010 - 1101 ⇒ 1010 +<u>0010</u> There is no end-around carry, and 1100 obtained is in the 1's complement form. Ence the final solution is the 1's complement of 1100 which is 0011 and the answer is negative. Thus the final answer is -0011 by profixing the -ve sign.

5.3.5. Dimary multiplication and Division (73)

The rules for binary cultiplication are

(1)	0	R	0	8	0	
(11)	0	R	1	8	0	
(111)	1	R	0	=	0	
(1v)	1	X	1		1	

Eultiplication is done as in ordinary algobra when large numbers are sultiplied.

Division follows the same pattorn as multiplication.

## 5.3.6. <u>Petal Ambern</u>(73)

As already contioned/para 5.3.1. Octal numbers have a bace of 8, and the digits of the octal system are 0,1,2 through 7. These digits from 0 to 7 have exactly the same meaning as in a decimal system. The octal numbers beyond 7 are counted in the same manner as in the binary system, that is by combining the first digit with the second digit and so on. Thus the octal numbers beyond 7 will be

10, 11, .... 17, 20, 21, .... 27, 30, .... 37 etc. The octal numbers can also be obtained by writing down the decimal numbers and cancelling out these numbers that contain 8 or 9. The remaining numbers will then be the octal numbers.

## 5.3.7. Octal to Decimal Conversion (73)

In the octal system each digit corresponds to a power of 8. The weights of each digit position in an octal number are reckened from right to left in the ascending power of 8 commencing from an idex of 0. However in the case of fractions, the weight of each digit position is reckened beyond the octal point from left to right in the descending power of 8 commencing with an index of (-1). Thus the weights of the digit position is as follows :

etc. .... 8<sup>2</sup>, 9<sup>1</sup>, 8<sup>0</sup> . 8<sup>-1</sup>, 8<sup>-2</sup>, 8<sup>-3</sup> .... otc. Octal point

Thus to convort octal number into its decidal equivalent we need to only multiply each octal digit by its weight and add the resulting products.

Thus  $257_8 = 2(8^2) + 5(8^1) + 7(8^0) = 175_{10}$ 5.3.8. Decimal to Octal Conversion<sup>(73)</sup>

A dibble-dabble mothed as described under decimal to binary conversion is very useful except that the number is progressively divided by 8 and the remainders taken in the reverse order give the octal number.

Emample : To convort 17510 to an octal number

8 <u>125</u> 8 <u>21</u> remaindor 7 <u>2</u> remaindor 7 0 romaindor 2 175<sub>10</sub> = 257<sub>8</sub> With decimal fraction we progressively multiply by 8, writing down the carry into the integer position. The carries taken in the forward direction give the octal fraction.

Example: To convort 0.2310 to octal fraction

0.23 I	8	Ð	1.84	with	carry	1	
			6.72				
			5.66				V

... 0.23<sub>10</sub> = 0.165<sub>8</sub> and so on

# 5.3.9. Octal to binary Conversion (73)

This is the most important use of octal numbers. The rolation between octal digits and binary digits is obtained by writing to 7 in each system.

Binary	000	001	010	011	100	101	110	111
Octa1	0	\$	2	3	Ĵ <sub>∳</sub> -	5	6	7

From the above tabulation, any octal number upto 7, can be converted into it's binary equivalent. The base 8 of octal numbers is the third power of 2, the base of binary numbers. Hence for numbers greater than 7. He morely convert one octal digit at a time.

Example: 238 = (010 011)

The space left between each group of three digits makes it eacier to read the binary number. Himed octal numbers consisting of integers and fractions are also converted similarly. Example: 34.562g = 011 100 . 101 110 010

# 5.3.10. Binny to Octal Conversion (73)

This conversion is a reverse of the process described in para 5.3.9. The binary number is regrouped in bits of three's commencing from right to the left and left to the right of the binary point. If the last bits to the extreme right and left do not make a bit of 3's, then zeros are added to make it into a bit of three.

Examplo: 1011. 01101<sub>2</sub> = 001 011. 011 010<sub>2</sub> = 13. 32<sub>8</sub>

5.3.11. Advantages of octal to binary and vice-vorsa Conversions (7

- (1) Obtaining information in and out of a digital system is easier.
- (11) requires less circuitry because it is easier to program, read, and to print out octal numbers than binary numbers.
- (111) Largo decimal numbers are easily converted into bimary if we first convert to octal and then to binary. The Decima for this is that a direct decimal to binary conversion requires many more divisions than a decimal to octal conversion.

Example : To obtain the binary equivalent of say  $363_{10}$  we first convert it to octal to obtain 5538. This octal number on conversion to binary yields  $1011 \ 0.0011_2$ , the required binary equivalent. 5.4. <u>BINARY CODES</u>(73.74)

5.4.1. Binary codes are a compromise between the binary and Cocimal number systems. These are known as binary-coded decimals(BCD) and combine some of the features of both the decimal and binary numbers. There are an energous number of codes of which the woll known are the 8421, Excess 3 bit code and the wray code. Those codes are used to display directly the result of arithmetic operations and hence most numerical displays interface directly with decimal code representation.

## 5.4.2. The 8421 Code (73,74)

The 8421 code expresses each decimal digit by it's 4-bit binary equivalent. The process of changing each decimal digit into its 4-bit binary equivalent is tormed as (encoding.

For example a decimal number like 439 encodes itcolf into 1000 0101 1001 in the 8421 code. The largest 4-bit binary group used in the 8421 is 1001 which indicates that only 10 out of a possible 16, 4-bit groups are used and the root are not employed. As such the 8421 code is identical to natural binary through docimal number 9. It is because of this, it is called the 8421 code, the weight in each group are 8,4,2,1 in the ascending powers of 2 from  $2^{\circ}$ , reading from right to left - the same as for natural binary numbers. Above 9 the 8421 code differs sharply from the binary code. The advantage of this code is the case of converting to and from docimal numbers as we encode only one digit at a time. A disadvantage is that the rules for binary addition do not apply to the entire 8421 number but only to the individual 4 bit groups. Decoding a 8421 number is morely a reversal of the process of encoding.

# 5.4.3. Do arense 3-bit code (73,74)

To oncode a decimal number into its encose 3-form, we add 3 to each decimal digit before converting to binary. It go to be noted here that when we add the number 3, any carry obmetained is not carried into the next column, but is retained in the column itself.

Example : To convert 29 to an excess 3-number we proceed as follows

$$\begin{array}{c}2\\ +3\\ \hline 5\\ \hline 12\end{array}$$

whose binary equivalent is 0101 1100 and is the required encoses 3- number in the encose 3-bit code.

- a) As in the case of the 8421 code the encose 3 bit code uses only 10 out of the possible 16, four bit groups.
- b) It is a colf componsating code which means that 1's complement of any 3-number represents the 9's complement of the decimal number. (The 9's complement is obtained by subtracting each decimal digit from 9. For example 9's complement of 25 is 99-25 = 74).
- c) The excess 3-code is an unweighted code.
- d) In the excess 3 code thenever to add two decimal digits where sum is 9 or less, an excess 6 number results and hence to return to excess 3-code we must subtract 3.
- c) Whonever we add decimal digits whose sum exceed 9, there will be a carry from one group into the next. When this happens the group that produced the carry will revert to 8421 form. To restore the answer to excess 3-code we must add 3 to the group that produced the carry.
  f) The chief advantage of an excess 3-bit code is that all operations in addition use ordinary binary additions.
  g) It has also the advantages that 1's and 2's complements.
  - as used in binary subtraction can also be used in subtraction of excess 3- numbers.

5.4.4. Ing Gray Code (73,74)

This code also called as the "Reflected Binary Syston" is an unweighted code which is particularly not suited for arithmetic operations but is quite useful in analog to digital convertors. It's main characteristics are that each number differs from the preceding gray number by a single bit only.

5.4.4.(1) Conversion from binney to may (73)

- 1) The first gray digit is the same as the first binary digit
- ii) Each pair of adjacont bits are added to get the next gray digit dioregarding any carries that occur.

5.4.4.(11) Conversion from aray to binary (73)

- 1) The first gray and binary digit which are the camp ap rotained .
- 11) The first binary digits and the next gray digits are added to obtain the second binary disrogarding the carries. This process of diagonally adding is continued to get the remaining gray code digits.
- 5.5. BOOLBAN ALGEBRA AND GATES (73)

5.5.1. Booloan Algebra

Boolean algobra is an algebra invented by George Boolo (1815-1864) to describe logic and thought. This algebra symbolises the logic of truth and false statements, and is widely used in digital systems and switching circuits.

5.5.2. Gates and ionic Systems (73,74)

A gate in digital electronics means a circuit with one output and two or more input channels. An output signal occurs for certain combinations of input signals. A table of combinanations for several input-output possibilities for a logic circuit is called a truth table. These circuits are also known as logic circuits or Digital circuits as they apploy the binary digits 0 and 1. The values assigned for 0 and 1 depend upon the type of logic system. In a positive logic system, the 1 represents the more positive of the two voltage levels whilst in the asgative logic system, the 1 stands for the more negative of the two voltages. There is little to choos between these two logic systems and as such for all further reference the positive logic system is employed.

## 5.5.3. IVMA of Gaten (74)

There are six basic electronic gates. These are (a) OR (b) AND (c) NOT (d) NOR (NOT OR) (c) HAND (NOT AND) and (f) XOR (EXCLUSIVE OR)

The symbolic representation of those gates baced on the Military services standard symbology- MIL-STD-806B are given in the table vide Fig.5.1.

# 5.5.3.(1) GR GATE (73,74)

In the CR gate an output occurs when there is a signal in any one of the input channels. It is therefore known as"any or all gate". A truth table for a two input OR gate is as shown in Fig.5.2.

If the number of inputs are increased to three, then the truth table will have 8 horizontal rows i.e.  $2^3$ . Similarly if the number of inputs are increased to 4, the number of horizontal rows will be 16 or  $2^4$  in the truth table. In general if there are 'n' inputs, the number of horizontal irows will be  $2^n$ .

# 5.5.3.(2) AND DATE (73,74)

The AID gate has an output only when all the inputs are present. It is therefore known as "all or nothing gate". A truth table for a two input ADD gate is as shown in Fig.5.3.

The 7408 TIL/SSI<sup>(75)</sup> is an example of QUAD 2-input ADD gate.

# 5.5.3.(3) NOT Gate or Circuit (73,74)

This circuit has only one input and one output. All that the gate does is to invert the signal, if the input is high, the output is low and vice-versa. As such it is also called as a "complementary circuit " or " an Inverter " A truthtable for the NOT circuit is as shown in Fig.5.4.

The 7404 TTI/SEI<sup>(78)</sup> is an excepte of a Hexagonal Inverter.

5.5.3.(4) Boolean Algobra differs from ordinary algobra in many ways. In ordinary algobra whonever we colve an equation for £00 roots we get the solution as a real number which may be +ve, -ve or fractional. In other words the cot of numbers that can be obtained is infinite. However in Beelean Algebra when we polve an equation we get either a 0 or a 1. No other anevers are possible as the set of numbers include only the binary digits.

# 5.5.3.(5) The OR Addition (73)

In Boolean Algebra the + sign symbolises the action of the OR gate. In other words the OR gate is an adding device that combines A and B to give a result x (Ref. Fig.5.5).

Thus in Boolean algebra if A + B = n it means that A and B are combined in the same way that an OR gate combines A + B.

131


X

0


1


1

1



## Fig. 5.2





B

0

1

0

1

A


• 0

Ø

1

1

## Fig. 5.3.



Pig. 5.4.

Input	Output
0	1
2	0

· · · · · ·

Thus when we write x = A + B it means that x = A or B the logic of the CR gate. The + sign doos not stand for algebraic addition but symbolices the action of the OR gate according to its truth table. This is termed as OR gate addition.

Eonso 1+1 = 2 in ordinary decimal algebra 1+1 = 10 in binary addition 1+1 = 1 in Boolean Algebra according to Ca gate addition.

5.5.3.(6) AND Kultiplication (73)

The multiplication sign x or . has a now meaning in Boolean algebra. The AND gate is a device that combines with A and B to give an output x. (Befor Fig.5.6). Thus in Boolean algebra if we write x = A = B or A.B or simply AB it means that A and B are combined in such a manner as an AND gate combines to give an output 'x'. From the truth table of an AND gate is follows that the multiplication sign has the came meaning in both ordinary algebra and in Boolean algebra.

5.5.3.(7) NOT Operation (73)

In Boplean algebra the expression  $\pi = \overline{\Lambda}$  means that to are changing A in the same meaner as a NOT circuit does(Ref. Fig.5.7). The bar over A implies that we change or complement the quantity to the alternate digit.

5.5.3.(8) IDR Gate

The GOR gate is realized by a NOT gate following on OR gate. Ref Fig. 5.8.1

5.5.3.(9) MID mata (73)

The ILLID gate is realized by a NDT gate following on AUD gate. Refer Fig 5:8-2

The 7400 TTL/SSI<sup>(78)</sup> is an example of a 4UAD 2 input MADD gate.

5.5.3.(10) B. Horman's Theorema (73)

Those theorems are widely used for the inter-changeability of the coveral gates.

(a) The first theorem states that the complement of a sum equals the product of the complements.

Thuc  $\overline{A + B} = \overline{A} \cdot \overline{B}$ 

(b) The second theorem states that the complement of a product equals the sum of the complements.

Thus  $\overline{A_{\bullet}B} = \overline{A} + \overline{B}$ 

The inter-changeability of the several gates which can be realised by the application of the above theorems enables us to realise simplified logic systems using less hardware thereby facilitating cheaper and easy construction. This simplification is possible if one is also aware of the laws of Hoolean Algebra.

5.5.3.(11) Laws of Boolean Almobra (73)

(a) Completive law wherein the order of adding or multiplying is unimportant as we obtain the same result in any case. Thus A + B = B + A + A = B = A.

- (b) Associative law wherein grouping of any two terms of a sum or of a product is possible.
   Thus A + (B +C) = (A+3) + C, A(BC) = (AB) C
- (c) Distributive law wherein expressionsmay be expanded multiplying term by term and also implies that factorisation of expressions is possible.

 $2hus \land (B+C) = AB + AC$ 

<u>II Group</u> - These deal with the operations of 0 and are generally thought in terms of OR and AND gatee where A and 0 are the inputs.

Thus A + 0 = A in terms of an OR gate


and A.O = O in torms of an AND gato

The remaining identities in the group deal with the operations of 1, and are also thought in terms of the OR and AND gates.

Thus A + 1 = 1,  $A \cdot 1 = A$ , A + A = A,  $A \cdot A = A$   $A + \overline{A} = 1$  $A \cdot \overline{A} = 0$ 

5.5.3.(12) The Exclusive OR gate ( MOR gate) (Ref. Fig.5.9)

The XOR may be realised in several ways by the combination of AHD, OR and HAHD gates. A truth table for a two input KOR gate is as follows, and an output occurs only when either A or B is equal to 1 but not when they are both equal to 1. This gate is also called the ' Modulo -2 Addition ', the rules of which are similar to the values shown in the truth table shown here below.



Those rules are the sume as for binary addition except that in the last row, the carry is disregarded.

## 5.6. ARITHISTIC CINCUIRA (73)

### 5.6.1. The Half Addor

The half adder adds two binary digits at a time, to produce a sum and a carry. The sum is obtained as the output of an XOR gate to which both the inputs are fed. The carry is obtained as the output of an AND gate to which both the inputs are fed. A simple circuit of a half adder is as shown in Fig.5.10

The following is the truth table of a HALF ADD.R.

Δ	B	Carry	Sun	
0	Ö -	0	0	
0	1 <b>1</b>	0	1	k · ·
1	0	0	1	1
1		1	0	i t
	3			ļ

The truth table indicates that the HALF ADDER 15 capable of doing binary addition, for two binary digits only. 5.6.2. The Full Adder (73)

This is a circuit that can handle three binary digits at a time in binary addition. The Full Addor is obtained by connecting two half addorsand an OR gate as shown in Fig.5.11. A truth table of a full adder is as shown below :

٨	в	C	Carry	Sud
0	Ö	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	o
1	1	Ο,	1	
1	1	1	1	1
				ŧ

## 5.6.3. A Purallal Binnry Addor (73)

A parallol binary addor adds two binary numbers. The circuit is obtained by connecting full adders and and half adders. A circuit arrangement to add 4 bit binary numbers is shown in Fig.5.12.

# 5.6.4. A Parallal binary subtractor (73)

A parallol binary subtractor subtracts one binary from another binary number. The circuit is obtained by connecting Full Addore and NADD gates. The NEDD gates are used to obtain the 1's complement and the method of subtraction is by adding the 1's complements and the end around carry. Such a scheme is shown in Fig.5-13: for subtracting a 4 bit binary from a similar binary number. 5.6.5. Similarly by combining Elf and Full Addorsalong with logic gates it is possible to develop An 8421 Addor:, An Escope 3 bit Adder., Half and Full subtractors. The addor and subtractors give us the basic circuits for a binary system for performing arithmetic operations. Hultiplication and division can be performed by repeated Addition and subtraction respondsvely.

# 5.7. INTEGRATED CIRCUITS (75)

5.7.1. Typically an integrated circuit or I.C. consists of transistors, resistors, and diodes stehed into a semiconductor material. The material is usually silicon and is finally used in the form of a " chip ". Since all of the components are fairly cated on the same chip, construction of an IC is called "monolithic ". All of the devices are interconnected to perform a definite function or operation, and is a complete circuit. So make the IC package operable, it must be connected to a percer cource, an imput and an output.

5.7.2. There are three basic IC packages namely the transistor package, the flat-pack (FP) and the dual-in-line package (BLF). 5.7.3. In the transistor package, the chip is mounted inelde a transistor case such as a can, and instead of the usual three leads found in a transistor can, there will be 10,12,14 and core leads to accommodate the various power source, input/output connections required in a complete circuit.

5.7.4. In the flat pack, the chip is encapsulated in a roctangular case with terminal leads entending through the eldes and onds.

5.7.5. In the dual-in-line package, the chip is encapsulated in a rectangular case similar to the flat pack but, longer than the flat pack. In general the DIP has replaced the FP for most applications.

### 5.7.6. Diffornace between discrite and integrated circuits

Although the abasic circuits used in IC's are similar to these of discrete transistors, there are certain differences. For example, inductances (coils) are never found as part of an I.C., as it is impossible to form a useful inductance on a mesorial that contains transistors and resistors. Likewise large value capacitors ( about 100 pF) are not formed as part of an I.C. Whenever a large value capacitor or an inductance is required, these components are made as part of an outernal circuit. Francistors are often used in place of resistors in IC packages. Nously such a transistor is a Field Effect Transistor (FET) since the FET acts somewhat like a resistor.

### 5.7.7. Banic Integrated Circuit Types

Thoro are two types of integrated circuits namely digital and linear.

### 5.7.8. Digital I.C. A

Digital 1.C.'s are the integrated circuit equivalents of basic logic circuits on transistor circuits combining the functions of logic to form circuits, Such as multivibrators, counters, decoders etc. A digital IC is a complete functioning logic network, usually requiring nothing more than an input, output and a power course. Digital circuits are generally associated with only two levels of voltage. Digital circuits are commercially built in three sizes depending upon the complexity of the circuits and are known as largo Scale I.C.'s (L.S.I.), codium scale I.C.'s (H3I) and small scale I.C.'s (SSI). Hoos of the basic logic circuits such as AND, NAND, OR stc. gates are available in the SSI range.

### 5.7.9. Linear Internated Circuite

Linear I.C.'s are the integrated circuit equivalences of basic transistor circuits such as amplifiers, escillators, mixers, etc. Although linear I.C.'s are complete functioning circuits, they often require additional external components in addition to a power supply for satisfactory operation. A typical example of such an external component is a resistor to convert a linear amplifier into an operational amplifier. Linear I.C.'s are of two basic types. They can be versatile general purpose devices that may be adopted to provide many different types of circuit functions. Alternatively they may be of the special purppose type for specific circuit functions. A further treatments of a basic linear IC is given in para 5.11.

# 5.8. CLASSIFICATION OF LOGIC SYSTEMS(74)

5.8.1. Logic systems may be built using a variety of components like diedes, and resistors, or diedes and transistors, or resistors and transistors. It is because of these that logic systems are often classified by the parts used. There are eight families of logic.

- (1) Booistor-Transistor logic (RTL)
- (11) Diode-Transistor Logic (DTL)
- (111) Transistor-Transistor Logic (TTL)
- (17) Complementary Transistor Logic (CTL)
- (v) Enittor Coupled Logic (ECL)

(v1) Notal Orido Somi-conductor (103)

(vii) Complementary metal-Oxide Schi-conductor (CNOS), and

(viii) Intograted Injection Logic (LIL)

They all have different characteristics. Amongst the eight types, TTL, ECL, MOS, and CMOS are popularly used, in S.S.I. and M.S.I.

## 5.8.2. <u>Characteristics and comparison of the major IG Lonie</u> familion<sup>(74)</sup>

It is always appropriate to look at the general characteristics of the IC logic gates before describing the different types, so that the differences between the several types can be better appreciated. These general characteristics are as follows:

### 1) Thrashold voltan

The voltage level at the input of a circuit at which the circuit changes from one state to another is called the threshold voltage. One approximation of this is the voltage at the mid-point of the transition between the two states. 11) <u>Operating speed</u>

The time delay between the application of a lovel change at the input and the change of state at the output of a circuit is called the propagation delay of the circuit. Generally the propagation of an IC gate is in the range of 2 to 50 ns ( a ns-nanesecond  $\approx 10^{-9}$  of a sec.). The total propagation delay time of a logic system will be the delay per gate multiplied by the number of gates in series.

### 111) Power ding potion

The power dissipation of a logic circuit is usually defined as the supply power required for the gate to operate with a 50 percent juty cycle at a specific frequency ( 1.0. equal times in the 0 and 1 states). The power dissipation of a typical logic IC ranges from a few microwatts to about 50 milliwatts per gate depending upon the type of circuit. iv) Heise Naraia

The difference between the operating input-logic voltage lovel and the threshold voltage is called the Reise Eargin of the circuit. It is therefore the manipum amount of deviation from the nominal values of V(0) and V(1) that the circuit can televate without changing state. The circuit for stable operation should have equal logical 0 and logical 4 modes marging.

### v) Londe monthon Johnol (v

The values for the voltage levels corresponding to logic 1 and logic 0 affect several other specifications for a system such as power dissipation, speed and noise immunity. The problem of voltage levels must be such that interfacing with other systems is possible and this is made simpler by choosing a family of gates that have the same logic voltage levels as the system to which they must interface.

### VI) Mo-in and Fao-out

The fan-in of a logic system is the number of inputs it is designed to have. It is a measurement of how much that input will load a driving source. The fan-out of a logic gate is the number of IC gates that can be reliably driven by the gate.

VII) Goornting Rosporatura

All IC gatos are comi-conductor devices that are temporature consitive. They must be absigned to give a catiofactory performance over a wide range of temporature.

The general characteristics of the eight IC logic families are tabulated as shown. Values quoted are representative on a comparison basis.

logic family	Fropagation time per gate(no)	Power dissi- pation per gato(aw)	Typical 1 noico i cargin (Y)	Typical Tan-in	Typical fan-out	Rolativo cost por gato
RTL	50	10	0.2	3	ц.	indiva
DTL	25	15	0.7	8	8	10 diun
TTL	10	20	0.4	8	12	lou
CTL	5	50	0.4	5	25	High
301	2	50	0+4	5	25	<b>Bigh</b>
1:08	250	1	2.9	10	5	Vory lot
onds	30	Micro H	Dopondo on V <sub>DD</sub> Typical 45% of V <sub>DD</sub>		100	Lou
IIL	40	1	0.35	3	8	Vory lot

5.8.3. The Direct Coupled Transister Legic(DCTL) was the earliest to be developed<sup>(73)</sup>. These consisted of circuits in which the input signals were directly coupled into baces and outputs signals taken from the emitters or collectors of transistors. These herever suffered from current hegging. Further there was no guarantee that the i-v characteristics of the bases of the transistors would be identical, thereby there

was a possibility of some of the bases turning on before the others. This serdous impediment prevented it's further exploitation and as such has not been classified in the above logic family. The RTL logic is an improvement over the DCTL wherein current hogging is prevented by including resistors in the bases of the transistors. The resistors however degrade the switching time and to improve the switching time capacitors are connected across the resistors. These capacitors are called as sneed up capacitors and these circuits are sometimes called as Resistance capacitance Transistor Logic (RCTL) which are only a mild variation of RTL. The RTL logic has no doubt offered high performance. but suffers from insufficient noise margins, and low fan-in and fan-out capabilities . If L logic on the other hand is slover, but easier to use and has comparatively large fam-in and fam-out capabilities. They have been gradually supersened by TTL which offers higher speed, better noise immunity and driving capability. Hence, by for the largest number of SSI gates are manufactured with the TTL logic. CTL logic offers high speed at moderate cost and power dissipation. ECL logic however, offers the highest spee and is the ultimate in choice for very fast systems. MOS logic offers greatly increased complexity and low poer consumption but significantly less speed. CMOS offers extremely low power consumption when operated at low speed and it's speed is between TTL and MOS. Finally, IIL logic which is a very recent development and has a packing density greater than MOS and simpler processing than all other technologies.

5.8.4.As mentioned above, because of it's high speed, low power dissipation, sufficient noise margins, high fan-in and fan-out and


low cost, TTL logic offers by for the largest number of standard SSL gates. The most commonly used  $(7^{l_0})$  TTL/SSI integrated circuit series is the SN 54/SN 74 series where SN stands for semi conductor network. The 54 series are guaranteed in the temperature range over -55 to  $125^{\circ}$ C and were generally made for the military market where size, power consumption and reliability requirements were of paramount importance. The 74 series are guaranteed for a temperatu range over  $0^{\circ}$ C to  $70^{\circ}$ C and are primarily meant for commercial use. Thus the SN 54/74 series provide a complete range of ready made gates namely NAND, NDT, AND, NDR, CR, XOR, in addition to binary adders and other arithmetic circuits.

5.9 MULMBRATORS AND PLIP FLOPS: (73)

5.9.1. A multivibrator is a regenerative circuit with two active devices designed so that one device conducts while the other cuts off. Multivibrators can store binary numbers, count electrical pulses, control digital circuits, synchronise arithmetic operations, produce rectangular pulses and do many other things that are vital to modern digital systems.

5.9.2 There are basically three types of multivibrations:

- i) Bistable which has two stable states, and a circuit can stay in either state indefinitely
- ii) Astable without any stable state and it means that a circuit oscillates back and forth between the two unstable states.
- 111) Monostable with only one stable state and the output of a circuit can remain indefinitely in it's only stable state.



#### 5.9.3. Flip - Flops

A flip-flop is a bistable multivibrator whose output can be either a high or a low voltage that is either a 1 or a O, state. The output stays low or high until the circuit is driven by an input.

The driving input to a flip-flop is called a trigger. The trigger is a  $\neq$  sharp pulse of short duration which when driving the flip-flop causes it to change it'sstate. When a trigger pulse arrives, the circuit flips to one state and upon the arrival of a second pulse it flops back to it's original state. Very often in digital circuits, a flip-flop has to be driven by a square wave input. These square waves are changed into triggers by using a resistance-capacitance combination of a differentiating circuit. Flip-flops are also sometimes called as into here:

## 5.9.4. Types of Flip-Blops(73)

The types in common use are the T flip flop, the RS and RST flip-flops, the JK flipflap, etc. The JK, RS and RST flipflops are mostly manufacturer in TTL/MSI Integrated circuits<sup>(75)</sup>. 5.9.4.(1) The T Flip-flip :

In the diagram of Fig. 5.14(a) when negative triggers arrive at points  $A_{s}B_{s}C_{s}D$  the T flip-flop changes to the opposite state. Thus at paint A in time the output changes from a O to 1 and remains so until the next trigger arrives at B when it changes state from 1 to O, and so on. The T flip-flop has one input and two outputs. It is symbolically represented by the block diagram shown in Fig. 5.14(b). The 'x' output is sometimes called the '1' output and 'x' the 'o' output. Since a T flipflop responds only to the negative trigger it divides the frequency by 2 if a

193

into sharp triggers by the use of a differentiating circuit as shown in Fig.5.14(c). Thus a scaler to divide successively the input frequencies by 2 can be developed by cascading several flip flops in series.

# 5.9.4.(11) The RS and RST Flip-flops(73)

The RS is a reset-set flip-flop and has two inputs and two outputs. This flipflip is obtained by modifying a T flip-flop in regard to it's triggering. The set and reset inputs are made to respond to ensure that if the 'x' output is  $\frac{1}{2}$  due to a positive trigger on the set input, then a positive trigger on the reset input ensures that the 'x' out put will be a zero. A. The RS flip-flop is symbolically represented by the following block diagram of Fig. 5.15. The RE flip-flop is also known as a S-R latch.

A RST flip-flop combines an RS flip-flop and a T flip-flop The RST flip-flop can set, reset and can trigger. The trigger input responds to negative-going voltages whilst the set and reset inputs respond to positive going voltages. When negative pulses are applied to the trigger inputs, the flip-flop triggles back and forth between it's two stable states. When a positive pulse arrives at the set input, the 'x' output becomes a 1 if it is not already a 1; when a positive pulse hits the reset input, the 'x' output becomes a 0 if it is not already a 0. The RST flip-flop can be built in many ways. All three inputs can be made to respon to positive triggers or perhaps to negative triggers or to a combination of positive and negative triggers. The RST flip-flop is symbolically represented by the following block diagram of Fig. 5.15(b).

out

## 5.9.4.(111) The JR Flip-flop(73)

The JK flip flop has three inputs and two/puts. The middle input is called the trigger or cleak input and the other inputs are the J and K inputs. The flip flop a symbolically represented by the following block diagram of Fig.5.16. The flip-flop response is determined by the values of J and K at the instant that the trigger or cleak pulse arrives. There are four cases to describe 3.

- (a) When J = 1, K = 1, the flip flop toggles each time a trigger on block pulse arrives and thus acts like a T flip-frop.
- (b) then J = 1, K = 0, the flip-flop will set on the next clock pulse. On succeeding triggers the flip-flop stays set and thus acts like setting a RS flipflop.
- (c) When J = 0, K = 1, the flip-flop will reset on the nort trigger and they stay reset on succeeding clock pulses and thus acts like resotting a RS flip-flop.
- (d) When J = 0, K = 0, the flipflop remains in whatever state it is in

The above actions of the J-R flip-flop are summarised below in a truth table. Here 'b' is the value of the output just before the trigger or clock pulse arrives.

3	K	Output after trigger
0	0	d (sae)
0	1	0 (rosst)
1	0	1 (202)
1	1	T (togglo)

# 5.9.4. (1V) Waster-Slave Rite floon (74)

The circuit of the master slave flipflop is basically two latches connected sorially. The first latch is called the Haster and the second is tormed the Slave.

## 5.9.4. (v) Edan Tringernd Plip ()opg (74)

The d.c. or edge triggered clock is one that causes flip flip operation at a particular veltage when either a positive (positive edge trigger) or a negative ( negative edge trigger) transition occurs. Either one or the other is recognised, but not both, for any chosen device. This type of clock enables the data inputs and transfers the data to the output simultaneously, resulting in a high speed clocking technique that is relatively independent of the clock rise and fall times.

## 5.9.5. The Sebritt Trianer (73)

The Schuit trig or is a bistable multivibrator. The circuits is an amplitude consitve circuit. The output voltage which jumps from a low value to a high value is called the upper trip point (UTP) and the corresponding voltage which jumps from a high value to a low value is called the lower trip point (LTP). Once the input voltage exceeds the UTF, the output voltage goes from a low value to a high value i.e. from a 0 to a 1. When the input voltage drops below the LTP, the output voltage drops from a 1 to a 0. It is because of this that a Schmitteircuit can be used to detect when the input voltage creaces certain voltage levels. It is also to be noted that when a Schmittrigger circuit is driven by a periodic signal where peak value exceeds the UTP, the output will be a rectangular waveform. As such the Schmitt trigger is a semetices known as a "Squaring Circuit" and the output frequency is equal to the input frequency.

## 5.9.6. The Astable Bultivibrator (73)


The Astable vibrator has two states, but is stable in noither. It escillates back and forth between these two states, producing a square wave output. Hence the astable sultivibrator is a square-wave escillator.

Ofton in digital systems a single astable multivibrator koops all the different circuit operations in stop with one another. This multivibrator is then like a master clock that synchronices all parts of the digital system. This property has enabled an actable multivibrator to be known as a "clock". 5.9.7. The Koppatable Kultivibrator (73)

This multi-vibrator is stable in only one state but is unstable in the other. When it is triggered it goes from the stable state into the unstable state. It remains in the unstable state temporarily and then returns to the stable state.

The diagrams of Fig.5.16 show the general idea of nonostable multivibrator. At point A in time a trigger hits the input. This causes the output voltage to go from a low to a high value. The high state is an unstable state, so that after a while the output voltage returns to the low state. The output remains in the low state until the next trigger arrives at point B in time. Again the output jumps to the high state and after a while return to the low state, where it stays until the trigger comes in at point C in time. It is because of this property that a menostable multivibrator is often called as a "ene-shot multivibrator. A square wave can drive a sno-shot multi-vibrator provided we differentiate the square wave input. The ene-shot multivibrator is useful for reshaping ragged pulses, for introducing

. .



#### 5.10. BABIC ELECTRUNIC COUNTERS

## 5.10.1. Daing Plip-Flops to Count (73)

Plip-flops connected in caseade serve as an electronic counter.(Refer Fig.5.17). A,B and C are three flip-flops connected in caseade as shown. A square wave also called the "clock" signal drives the A flip-flop. The output of the A flip-flop drives the D flip-flop and it in turn drives the C flip-flop. Let all flip-flops be initially in the O state. When a clock pulse comes in,the A flip-flop changes on the asgative going part of the pulse and it therefore changes it's state each time the clock changes from a 1 to 0. The B flip-flop toggles on negative going changes. It therefore changes its state each time that A goes from a 1 to a 0 as shown in Fig. 5.17 Similarly the C flip-flop toggles only if the flip-flop to the right has changed from a 1 to 0.

Thus initially if CBA = 000 Then at the ond of the 1st pulse CBA = 001, ( A changes from 0 to 1) at the ond of 2nd pulse CBA = 010, ( A changes from 1 to 0, B changes from 0 to 1)

at the end of 3rd pulso , A changes from 0 to 1

• • CBA = 011 and so on

The above operations can be summarized in a truth table which incidentally gives the count.

C	B	Δ	CBA Count	
0	0	0	0	
0 !	0	1	1	
0	1	0	2	
0	1	1	3	
1	0	0	4	
1	0	1	5	
1	1	0	6	
1	1	1	7	
0	0	0	8	
		۱ مان میں میں میں ایک ایک ایک میں میں ایک میں کا	1	

The value of CBA shown as count in the truth table indicates the system of a binary counter, from 0 to 7 and on receipt of the eighth pulse CBA returns to 000 because all flip-flops reset to 0.

# 5.10.2. Binnry Common (73,74)

It is shown in para 5.10.1 that by connecting flip-flops in caseado to obtain a binary counter. The capacity of a binary counter cambo increased, by including more flip-flops. Thus if four flip-flops are used, to have a binary counter that can count from 0000 through 1111 before it resole, that is there are 16 distinct states. In general if to caseade 'n' flip-flops together t get  $2^n$  states.

# 5.10.3. Binnly Countor (73,7+)

It was described in para 5.10.1 that the output of one flip-flop drives the output of the next flip-flop. Such a counter is called a "ripple counter ", Wherein the flip-flop to the right df the one in question must change its state before the flip-flop that is considered can change its state. The triggers more though the flip-flops or the counter like a ripple in water. Hence the name ' ripple counter '. A ripple counter can be constructed with RSP or JE flipflops.

## 5.10.4. <u>A Decendo Countor</u> (73)

The familiarity of decimal numbers has resulted in the development of a decode counter. A decade counter has 20 distinct states corresponding to the 10 numbers of a decimal count. If 4 flip-fleps are used, then 16 distinct states are obtained. In order to obtain the 10 distinct states required for a decade counter some of the states have to be shipped through. This is achieved by providing a feed back from the D flip-flep to the B and C flip fleps an shown in Fig.5.18. Starting with BCBA=0000, the counter advances to the next binary number when each clock pulse comes in. The feed back does nothing for the first seven counts, that is DCBA changes during the first seven clock pulses as follows upto the natural binary count coven.

0000, 0001, 0010, 0011, 0100,0101, 0110, 0111. Upon receipt of the eighth pulse, DCBA changes from Oll1 to 1000. This 1000 state is only temporary because the D output has changed from a O to 1, a positive change. This positive change goes back to the set inputs of D and C flip flops, thereby forcing these flipflops to change state from a O to 1. Thus the value of DCBA new becomes 1110. The counter has new skipped through some of it's natural states. Thus the count 1110 stands for eight. Upon receipt of the most clock pulse, DCBA becomes 1111 which stands for count 9 and on the most or tenth clock pulse DCBA resets to 0000.

# 5.10.5. 8421 BOD Decrdo Countor (75,74)

The 8421 BCD code has a natural binary progression upto nine and then the count resole. This sequence can be obtained as shown in Fig.5.19. The system acto as a straight binary sequence upto the decimal number 9. At this point DCBA = 1001. When the tenth clock pulse comes in, DCBA becomes 1010. But this condition is only temporary as the positive change of B flipflop is fed to the resolt input of D flipflop causing D to change from a 1 to 0, that is DCBA is now is 0010. The  $\overline{D}$  output which has changed from a 0 to 1 goes back to the B flip flop causing B to change from a 1 to 0. Therefore DCBA now becomes 0000.

The 7490 FTL/SSI<sup>(78)</sup> is an example of decade counter consisting of four dual rank master clave flipflops which are connected internally.

# 5.10.6. Docoding a Countor (73, 74)

A very simple method of decoding a counter is by connecting lamps to the output of each flip-flop. If the output of a flip-flop is 1, the lamp will glow and if it's output is 0 it will not glow. But this has the disadvantage that the docimal number has to be decoded montally which is not desirable.

It is however possible to convert the BCD mumber stored in the counter into its decidal equivalent using logic circuits so that on display we read docidal numbers. A simple method of decoding a counter isby the use of ten ADD gates and each ADD gate is made use of to drive a numbered lamp. Each ADD gate has for inputs connected from the flip flops. For instance




FIG. 5-22- DECADE RIPPLE COUNTER

.

(Fig.5.20 a), the AND gate for lamp 0, has its four inputs connected to  $\overline{A}, \overline{B}, \overline{C}, \overline{D}$ , so that when the output DCBA is 0000, the lamp glows because all inputs to the AND gate are  $\overline{DCBA} = 1111 \text{ whi}$ enables it to drive the lamp. Similarly for lamp 7, the output of the flipflops is Oll, so that the input to it's AND gate will be  $\overline{DCBA} = 1111$  to enable AND & thus drive the lamp.

Earlier instead of using 10 separate lamps, a single lamp known as a ' nimic tube ' was used. It contains the numbers 0 fahroug 9, stacked on top of each other. There are 10 input leads to the nimic tube, and when a voltage is applied to one of these inputs, the docimal number associated with that number is lit.

Nixie tubes have gradually been replaced by LED's (Light emitting diedes). The LED's are arranged to form a figure of eight as shown in Fig.5.20b. It has seven inputs corresponding to the seven LED's a, b, c, d, c, f, g which are commonly referred to as the seven segments. Thus for instance if the binary count stored is 0, the segments a, b, c, d, e, and f are enabled to be lit by a combination of logic circuits to obtain the figure of 0. Similarly for a count of 7, segments a, b and c are lit to give the figure of 7.

The 7448 TTL/HSI<sup>(78)</sup> is a BCD to 7 segment decoder. It consists of NAND gates and seven AND-OR-INVERT gates connected internally. 5.10.(. <u>Cascading Decado Counter Units</u>

Decade counters are cascaded to increase the capacity of a counter. For instance, if we want to count from 0 through 999 we need only cascade three decade counter units (DCU's) as shown in Fig.5.21.

If at the beginning of the count, all DCU's are reset to 0, then when mine clock pulses have arrived, the DCU's will read 009. On the arrival of the tenth clock pulse, the D flipflop in the 'Units' DCU will change from a 1 to 0. This negative change goes into the ' tens' DCU, causing it to divance by one count. Thus after 10 clock pulses the DCU's read 010. As additional clock pulses arrive, the units DCU advances are count for each clock pulse. Every time the units DCU resets to 0, it produces a negative change that advances the tens DCU. After 99 clock pulses have arrived, the DCU's read 099. Upon receipt of the 100th clock pulse, the tens DCU resets to 0. This produces a negative change that triggers the hundredth DCU advancing it by one count, Hence after 100 clock pulses have arrived the DCU's read 100. In this way the system can handle upto 999 clock pulses.

## 5.10.8. Divido by 'II' Countoro (74)

It has been described in paras 5.10.2 and 5.10.3, that the total number of counts or discrete states through which the counter can progress is given by 2<sup>n</sup> where 'n' is the total number of flipflops used. Thus a binary ripple counter with 4 flip-flops is capable of counting through 16 discrete states. Such a counter is often referred to as ' Eedulus - 16 ' counter or just Eed-16 counter. The modulus of a counter defines the total number of states through which thecounter can progress.

It is often desirable to have counters which have modulii other than 2,4,8,16 ..... A smaller modulus counter can always be constructed from a larger modulus counter by shipping states. This has resulted in the Divide-by- N counters. A general procedure for designing a divide-by-II ripple counter using JE flip-flops with preset is as follows.

- Determine the number 'n' of flipflops by the equation
   n = [log<sub>2</sub> N] where the symbol [log<sub>2</sub> N] denotes the smallest integer that is equal to or greater than
   [log<sub>2</sub> N]
- ii) Connect the 'n' flip-flops as a ripple counter.
- 111) Determine the binary representation of (V-1)
- iv) Connect all flip-flop outputs that are 1, at the counter
   N-1 as inputs to a NAND gate. The clock pulse is also
   to be fed to the NAND gate.
- v) Connect the NAND gate output to the proset inpute

of all the flip-flops for which Q = 0 at the count U-1. The counter resorts in the following manner. At the post tive going edge of the U<sup>th</sup> clock pulse all flip-flops are present to the 1 states. On the trailing edge of the same clock pulse all flip-flops count to the 0 state.

An example of a Decade (Divide by 10 or Modulo-10) ripple counter is as follows.

For H = 10,  $n = \lfloor \log_2 10 \rfloor = \lfloor 3.332 \rfloor = 4$ . Thus we use four J-H negative edge triggered flip flops and connect them as a ripple counter. Since  $H = 9_{10} = 1001_2$ , outputs  $Q_B$  and  $Q_C$  are connected to the HAHD gate whose output is fed to the preset's of the flip-flops. This decade counter is shown in Fig.5.22.

# 5.10.9. Parallel or Synchronous Countern (73,74)


The ripple counter through simple to build, has cortain limitations on it's highest operating frequency. Each flip-flop has a cortain delay time. In a ripple counter these delay times are additive and the total setting time for the counter is approximately the delay time the total number of flip-flops. This speed limitation can be overcome by a synchronous or parallel counter. Every flip-flop in such a counter istriggered by the clock and thus they all make their transitions simultaneously.

There are basically two methods of flip-flop control in synchronous counters one with ripple carry and the other with parallel carry or carry look-ahead. The latter is the factor of the two methods. But as the number of stages in a synchronous counter with parallel carry increases, the flip-flops must drive an over increasing number of NAND gates and the number of inpute per control gate also increase.

Two 4-bit synchronous counters using J-R positive edge triggered flip-flops are shown in Fig.5.23(a) and (b) for these counters with ripple carry and for parallel carry.

The output of the flip-flops A and B when it is high causes the output of the NAMD gates to go low. This output is inverted and fed to the inputs of the succeeding flip-flop C, and in caccade with another NAND and NOT gate to flip-flop D in the ripple counter while in the parallel counter the input to  $\mathcal{I}$  is in parallel with the output of A, B and C flipflops.

Synchronous counters can also be modified as described in para 5.10.8 to form counters of different modulii.



#### 5.10.10. Up/Down Countors


The counters discussed so far are unidirectional counting up. Some applications require counters which can count in a downward sequence. Any of the binary counters discussed so far can be used to implement a down counter.

A three-flip-flop ripple counter along with the waveforme and a truth table is shown in Fig.5.24. The wave forms also show the outputs of the 'O' sides of the flip-flop. Likewise in the truth-table the normal count sequence from 0 through 7 is shown under ' COUNT ' corresponding to the state of the output 1 side of the flip flops A, B and C. The 'O' sides of the flipflops are simply the negative of the 1 sides and these are shown under ' Count.'


It is seen from the truth table that the count sequence under count progress in a downward fachion (1-6-5-4-3-2-1-0). Thus thes counter could be decoded to provide a count-down sequence of waveforms. A parallel or synchronous Up/Down counter may also be formed as described in para 5.10. Fig. 5.25(a) and (b) shows the J-K flip-flop realisations of four-stage up/down decode counter 8421 one with parallel carry and the other with ripple carry.

#### 5.11. OPERATIONAL AMPLIFIERS (op-Amps)

The most common form of linear IC is the operational ampliflor. These amplifiers are high gain, direct coupled circuits where the gain and frequency response are controlled by external feed back networks. The most common type of linear IC op-amp uses a balanced differential circuit. IC op-amps generally use several different stages in cascade to provide common mode rejection and




(2)



1.82

FRA-2-15 - TWO MELITTL UP/DOWN COUNTERS.



FLD. 5-24 - OPERATIONAL AMPLIFIER BLOCK DIAGRAM.

high gain. Thus they generally require both positive and negative power supplies. The power supplies are usually equal or symmetrical such as \*9 V and - 9V or \*15 V and -15 V. The figure of 5.26 represents the block diagram of a typical op-smp.<sup>(75)</sup>

5.12 DESIGN OF THE PROPOSED RELAY AND FAULT LOCATOR 5.12.1 The design problem consists of the following two sub-problems.

(i) the fault detection problem


and (11) the fault location problem.


The first sub-problem is the determination of whether or not may of a prescribed list of faults which may include all possible single faults and multiple faults has occurred. This is achieved by the development of a distance relay using analog and digital circuits. The distance relay proposed is a mho relay as several relay manufacturers employ the mho relay as the fault detecting unit or the third some starting relay.

The second subproblem is the determination of the location of the distance to the fault so that the distance to the fault is read directly from a digital display. The fault locator is also proposed for being developed using analog and digital circuits.

5.12.2 Principle of Operation of the Relay

5.12.2(1) The principle of operation is easily explained with reference to the schematic block diagram of fig. 5.27. This block diagram encloses within dotted lines two blocks





emply Most - I which to the Me Boley and Dicot - II which to the Dictance to Scult Locator.

5.12.2(2) Inputs to the Bolay

Dev seferring to Block I vo have the following inpute to the Who relay namely

$$\left| \frac{\alpha}{\Delta^{\delta}} - \frac{S}{1^{\delta}} \right| \quad \text{CHO} \left| \frac{S}{1^{\delta}} \right|$$

Where  $\nabla_g$  and  $\mathbf{I}_g$  are the voltage and ever at the foulton circuit.

The emotion of the set of the second conditions of the second densities for using these is a classic possing through the stight on the R-S diagram. In the Pig. 9.20, a is the diameter of the characteristic elector of the second of the involution of the number versus caple,  $s_{\rm L}$  is the involution of the second densities of the involution of the second densities of the three second densities of the involution of the second densities of the three second densities of the involution of the

$$D^{T} = \frac{S}{D} = \frac{S}{D}$$

Multiplying the above equation by Ig to have

 $\mathbf{x}_{\mathcal{L}} \circ \mathbf{x} = \frac{\mathbf{x}_{\mathcal{L}} \cdot \mathbf{u}}{2} \quad \mathbf{v} = \frac{\mathbf{x}_{\mathcal{L}} \cdot \mathbf{u}}{2} \quad \mathbf{v} = \frac{\mathbf{u}}{2}$ 

$$\frac{|V_{g}|}{\sigma} - \frac{|V_{g}|}{2} - \frac{|V_{g}|}{2} - \frac{|V_{g}|}{2} - \frac{|V_{g}|}{2} - \frac{|V_{g}|}{\sigma} - \frac{|V_{g}|}{2}$$
Exace the inpute to the the relay are  $\left|\frac{|V_{g}|}{\sigma} - \frac{|V_{g}|}{2}\right|$ 
and  $\left|\frac{|V_{g}|}{2}\right|$ . These are realized by the circuit diagram of Fig. 5.27.

These input currents are dropped errors a replica input currents are  $V_{\rm p}$  and  $V_{\rm g}$  respectively such that

$$\nabla_{\mathcal{D}} = \begin{vmatrix} \overline{\mathbf{x}}_{\mathcal{D}} & -\frac{\overline{\mathbf{x}}_{\mathcal{D}}}{2} \\ \mathbf{cme} & \nabla_{\mathcal{D}} = \begin{vmatrix} \overline{\mathbf{x}}_{\mathcal{D}} \\ \overline{\mathbf{x}}_{\mathcal{D}} \end{vmatrix} = \mathbf{cme} \\ \mathbf{cme} & \mathbf{cme} & \mathbf{cme} \\ \mathbf{cme}$$

S.12.2(3) <u>Voltage to Productor Centered</u> These Alters Centers Centers and the sectified and Sport Alters Centers Centers and the sectified and Sport Voltage to Productor Centers and the sectified and Stroke Alters Centers Centers and the sectified and Stroke Alters Centers Centers and the sectified and Stroke Alters Centers Centers and the sectified and Stroke Centers Centers and Stroke and the sectified and Stroke Centers Centers and Stroke and 

$$\nabla_{\mathbf{p}} \mathbf{c}^{\mathbf{I}} \mathbf{c}_{\mathbf{q}} \qquad \mathbf{c} \mathbf{r} \quad \nabla_{\mathbf{p}} \mathbf{c} \mathbf{r}_{\mathbf{q}} \mathbf{c}_{\mathbf{q}} \qquad \mathbf{c} \mathbf{c} \mathbf{n} \cdot (\mathbf{0})$$

and  $\nabla_{s} c^{2} l_{2}$  or  $\nabla_{s} \circ \Pi_{2} l_{2}$  con. (5)

### 5.12.2(4) Decausey Countero

The Grequencies Sy and Sy thus obtained are accurately counted over a period of time in a Proquency Counter. The period of time depende upon the puting Grequency. The part decourses is produced by an Actable

16L

Multivibrator or a One Shot Monostable Multivibrator which supplies the gating pulse to both the Frequency Counters. During the period of the gating time, the counter counts the number of pulses. At the end of the gating time the counter stops counting, and the number stored in it is the number of pulses counted in the interval of the gating time. Since the gating time is the same for both the counters, the number of pulses stored in the counters corresponds to the same interval of time.

If the gating frequency is 1 KHz, then the gating time is  $1/1000 = 1 \times 10^{-3}$  secs.

Let  $n_1$  and  $n_2$  be the number of pulses stored in the frequency counters.

> Then  $n_1 = \frac{1}{F} \ge f_1$  or  $f_1 = F_{n_1}$  eqn. (6) and  $n_2 = \frac{1}{F} \ge f_2$  or  $f_2 = F_{n_2}$  eqn. (7)

5.12.2(5) Digital Comparator

The digital comparator proposed to be used is a two 4 bit word comparator having inputs A and B. This comparator gives three outputs namely, A > B, A = B and A < B. The stored pulses  $n_1$  and  $n_2$  are fed to the inputs A and B of the comparator.

The output A < B is fed to the tripping device to cause the operation of the relay.

The threshold condition for the solay is given by equation (1) 1.0.

$$\frac{D}{\Lambda^{8}} = \frac{5}{8^{8}} = 0 = \frac{5}{1^{8}}$$

The volay therefore operator the

$$\frac{1}{\sqrt{8}} = \frac{1}{\sqrt{5}} = \frac{1}{\sqrt{5}} + \frac{1}{\sqrt{5}} + \frac{1}{\sqrt{5}} = \frac{1}{\sqrt{5}} + \frac{1}{\sqrt{5}} + \frac{1}{\sqrt{5}} = \frac{1}{\sqrt{5}} + \frac{1$$

 $\nabla_{D} \leq \nabla_{B} \qquad \text{free organ. (2) and (3)}$   $E_{q} S_{q} \leq E_{2} \qquad \text{free organ. (4) and (5)}$   $82 E_{q} = E_{2}, \qquad \text{them } S_{q} \times S_{2}$   $e^{p} P_{n_{q}} \times P_{n_{2}} \qquad \text{free organ. (6) and (7)}$   $e^{p} = E_{q} \times E_{2}$ 

Dut  $n_1 \sim \text{Input } A$  and  $n_2$  Input B of the Digital Comparator. Therefore the relay sperates when  $B > A_s$  or A < B

### 5.12.9. Islachplo of Operation of the Distance to Pault Lesater

The distance to fault to determined by nearring the impedence upto the fault. This therefore requires the second near of the current and voltage of the faultod eirouit. Her referring to block II of schematic diagram 5.27 we have the following

C?

The current to be measured is converted to a proportional voltage using a replica impedance  $x_p$  as shown, so as to give a voltage drop  $V_g = I_f x_p$ . Where  $I_f$  is the current in the faulted circuit. This voltage  $V_g$  is fed to a linear voltage to frequency convertor to obtain a frequency ' $f_2$ '. Thus

5.12.3(2) Voltage Measurement

The secondary voltage V, of the faulted circuit to deliver vectified and and the voltage  $V_S$  are  $\int_{-\infty}^{+\infty}$  fed to a linear voltage to frequency convertor to obtain a frequency  $f_{\dagger}$ , such that  $(V_e + V_S) = \frac{1}{2} f_{\pm}$ .

### 5.12.3(3) Distance to Fault Heasurement

The frequency signal ' $f_2$ ' which is proportional to the current is divided by an integer N so as to obtain a timing wave ' $f_2/N$ ' as shown in the timing wave diagram of Figure 5.29.

The signal 'f2' is also gated through the AND gate II along with the inverted timing wave.

The signal 'f' is gated through the AHD gate I along with the timing wave 'f\_/N'.

The outputs of the AND gates I and II are Gled. The output of AND gate I is an envelope containing pulses of frequency  $f_{ij}$  in the second half or negative half of the timing wave as shown in Fig. 5.29. The output of AND gate II is an envelope containing pulses of frequency  $f_{ij}$  in the positive or first half of the timing wave.

Since the outputs of the AND gate I and II are ORed, the output of the OR gate will consist of frequencies  $f_{\pm}$  and  $f_{2}$  as shown in the timing diagram. The output of the OR gate is fed to a bidirectional decade counter. The bidirectional counter counts up or down depending upon the control signal fed to the UP/DN terminal of the counter. The UP/DN eignal is obtained from the timing wave  $f_{2}/N$ . Then counter counts UP in the positive half cycle with a frequency  $f_{1}$  and DOMN in the negative half cycle with a frequency  $f_{2}$ . At the end of each cycle of the timing wave, the counter stores the difference of the pulses (n) obtained in both halves of a cycle.

The period of the timing wave is given by

 $\frac{1}{r_2} = \frac{1}{r_2}$ 

The difference of pulses (n) is given by

 $n = n_1 = n_2$ Where  $n_1 = n_2$  must of pulses counted UP  $n_2 = number of pulses counted IN
<math display="block">n = n_1 = n_2$ 

$$= f_1 \cdot \frac{H}{2 f_2} - f_2 \cdot \frac{H}{2 f_2}$$

$$= \frac{\pi}{2} \left( \frac{r_{1}}{r_{2}} - 1 \right)$$
  
But  $(\nabla_{g} + \nabla_{g}) a^{1} r_{1}$   
and  $\nabla_{g} a^{1} r_{2}$   

$$\frac{r_{1}}{r_{2}} = \frac{\nabla_{g} + \nabla_{g}}{\nabla_{g}}$$
  

$$= \left( \frac{\nabla_{g}}{r_{g}} + 1 \right)$$
  

$$= \frac{\pi}{2} \left( \frac{\nabla_{g}}{r_{g}} + 1 - 1 \right)$$
  

$$= \frac{\pi}{2} \left( \frac{\nabla_{g}}{r_{g}} \right)$$
  

$$\frac{\nabla_{g}}{r_{g}} = \frac{2}{\pi} - n$$
  

$$\frac{\nabla_{g}}{r_{g}} = \frac{2}{\pi} - n$$
  

$$\frac{\nabla_{g}}{r_{g}} = \frac{2}{\pi} - n$$
  

$$\frac{\nabla_{g}}{r_{g}} = \left( \frac{2}{\pi} + r_{g} \right) n$$
  

$$\frac{\tau_{g}}{r_{g}} = \left( \frac{2}{\pi} + r_{g} \right) n$$
  
Where  $r_{g}$  is the impedance to the fault.  
How since X and Z\_{g} are constant we have

s<sub>f</sub> a<sup>1</sup> n

From the above it is clear that the impedance to the fault is proportional to the number of pulses stored.

The fault locator if it is to give the distance to the fault directly, then the impedance to the fault  $X_{f}$  will have to be divided by the impedance of the line per KM length of the line. Let  $Z_{f}$  be the impedance per KM length of the line. Then  $L_{f}$  the distance to the fault in KMS is given by

$$L_{g} = \frac{z_{g}}{z_{\chi}}$$

But

$$Z_{g} = \left(\frac{2}{N} + \frac{2}{N}\right)n$$
$$L_{g} = \left(\frac{2}{N} + \frac{2}{Z_{g}}\right)n$$

Now if the number of pulses stored and subsequently displayed is to indicate directly the distance to the fault then the quantity ( $\frac{2}{N} \cdot \frac{\frac{2}{N}}{\frac{2}{N}}$ ) should be made equal to unity.

Thus if  $(\frac{2}{N}, \frac{2}{2q}) = 1$ , then  $L_{g} = n$  that is the distance to the fault in KMS directly indicated by the digital

display of 'n' the number of pulses stored.

In the quantity 
$$(\frac{2}{N}, \frac{2}{\frac{2}{2}})$$
,  $\frac{2}{2}$  the impedance/SM

length of the line is a constant.

Hence 
$$z_{1} = \frac{N \cdot z_{1}}{2}$$

and therefore by adjusting N/2 with the value of  $Z_{1,*}$  the above equation of  $Z_{1,*}$  may be made true and hence the value of  $Z_{1,*}$  may be fixed, in relation to N and  $Z_{1,*}$ .

Per emplo a typical value of 24 for a 220 KV line of reato length 109 KG weing 'DRAKE' ACCH Conductor in (0.77°9 49.59) chao<sup>(79)</sup>.

... If then By/III length of the lane =  $(\frac{6.77}{103} \circ g \frac{0.2.52}{103})$ =  $(0.03 \circ g 0.0)$ .


9.19 DISCRIPTION OF THE CINCUISET


5.19.1 Voltors to Droguency Converter

A complete XC thip may be used for a voltage to frequency envertor or it may be formed uning Op haps. A scheme uning Coo = 1000 operational Amplificre  $^{(60)}$  is chem in Fig. 5.90(a). Alternately a scheme using translatere develope of in the SD-Falrabild development inberatories  $^{(60)}$  which is a simple configuration of the femilier as-table multivity of a simple configuration of the femilier as-table multivity and also be used. This scheme is pig. 5.50(b). Even a voltage to frequency converter using a Derrefrom VFS 95 Op Amp. edapted to function over the voltage range with reactivers con also be used  $^{(G2)}$ . This scheme is pig. 5.50(c). The voltage to frequency convertor used should henever have both linearity cal obability over the catter range of voltage.

## 5.15.2 Decamary Counters

A Groquincy counter may be built using the cohmetic Giagrin chema in Fig. 5.5%. The uniners Groquiney is <sup>ol</sup>ipped





through a solutive trigger to obtain a course vave vale forme the first input to the AD gate. The second input to the AD gate is the gating pulse. If the gating pulse frequency is 1 MBs, then the counter counts the pulses in period of 10°3 exce. The gating pulse may be obtained from a astable multivibrator of Fig. 5.59(b) or from a neasefullo multivibrator.

The Schmitt Trigger circuit, the menestable multivibrator, the ADD gates and the counter are all available in Pairchild TTL Digital Circuite. These are indicated in the Schmatic diagram of Pig. 5.50.<sup>(76)</sup>

The capacity of the counter may be increased by using three or four 7099 binary counters in casedo with parallol clocking and cashing.

#### 9.19.9. Mattal Comparetor

A 4 bit word magnitude comparator ED 7485 or 9429<sup>(78)</sup> is available in Chip form. It compares oftenight binary and straight ECD Codes. Three fully coded desistant about two 4 bit words A, D are note and are enternally available of three outputs. Merde of greater length may be compared by connecting comparators in Cacado.

If three 4 bit blacky countere 7499 are used then three 57 7499 emperators have to be conceted in Councils call their eccected output gives the final concrision  $\Delta \times D_{\bullet}$ 

The final output causes the operation of the rolay as also earned the operation of the bidirectical organic in the fault locator directly as described in pera 9.99.9.

#### 9.19.0. DAVACO Dy I Counter

The divide by D counter proposed to a Module-10 counter which requires that four flipflops be connected as a ripple counter using a DADD gate as decoulded in perp 5.10.0. This may be formed either by using TTL/ADI CD 7495 4-Bit Dinary Counters or TTL/MSI SJ 7490 Decode Counter<sup>(70)</sup>. Both of these counters have four dual reak, neares elave flip-flops which are internally connected and one to connected enternally through the DADD gate incorporated usible the ip iteals to form a divide-by-ten counter to divide the frequency  $f_p$  by 10.

### 5.19.9 <u>Di-Directional Counter</u>

A comediationed UD/III Countée FTLAIBI EI 78190(70) to proposed to be used as a bilisrestimal counter. Spechronous operation to provided by having all flip-flope clocked cloultencously. During up-counting the counter counts the electro pulces 2, and during the dom-constitut 14 counts the clock pulcos for Three outh constance ore to be used in accorde with parallol electing and parallol capiling on an in increase the expective of the counter watte . The bidirectional scatter vill oters equaling only when a positivo indication that a Roult has eccurred to obtained. This to calloved by granding the ground terminal no. 8 of the first will countere where the calling ground approved and the constant of the terms of this transforer to soil from the output of a blokable cultivibroter or a Schultt winger circuit which changes its orate only when a pulse is obtained from the relay white of Block I an chora.

### 9.19.6 Loteb 15400

Lobaboo are used for temporary storage of binary information between the counting units and the decoding white, A nonertable multivibrater intehes the counter compute of the islang wave. Each counter with as provided with a Lotah. The laten proposed to be wood is a TRI/MOR II 7479<sup>(78)</sup> whit and TRI/MOR 74129<sup>(78)</sup> one abot publicitator is to be wood as a nearestable with vibrator.

### 9.19.7. Deselling Unito

The deseding white proposed to be used are the 22L/CII CI 7649<sup>(78)</sup> BCD to 7 segment desseler. These are desselere equalating of NADD gates, cover ADD-02-SUVIIT gates. The extend of the desseling white is fod directly to the ED's for digital display.

### CHARTE - 6 CONCLUSIONS

To sovie were required that the quickling of cheresterictic ic the ideal cheresterictic. Covertheless the excelent characteristics of erroles and even by lines co obtained by oravantianal alcoverangeotic and static rolays cro guito cottofertory for all protical menoces wilcos opcalal emailerations distate the use of other phoresteries tico ouch es conto, amarilatoral ote. Moco orceial condderations cay to blocking as lorgs power suings, to avela Doloperation due to scult cree atc. The review very also ougrate that otatle polayo have dofinite occasic and operational advantages over alcolorenamento relays and the maral tratemon to to peo ototte relavo in the mein restertive cohene with electronegotic releve in the main been up ness. However vish the development of digital computero. perticularly in remained to the reliability of herewere elseute ry nioropressesso and miniocommera are finding vite opplicavion. The next of nicroprocessors and ninkempulars is prohibitivo wilces they are used for other functions such as take logging etc. There is therefore a general treed to have protective relaye and cohered operating on a digital Dodo. It to for this recom that a pho distance relay has been proposed for development in Chapter V using making and algeral exponentry. The cost of such a scheme would be comparativaly loss when compared to other protoctive solare and coheneo. The rolay will have to be developed. tooted for ito chorestoriotics on criticial treamicoles line cal outcomeratly outgoot to field tests.

The power was an scale leaders leasened the needfor the creater use of fault locatore. their reaction Deate and copedilities. The coverel fault: leasting pothede are dicaucoed, and there is seen for evolopeat of fourt reaction at the choose of reatiles and to have the end to the neatly concorded on the Line. As such a novel cotted of Rould loootlog to propered for development welka calles and digital circuita. The fault locates thus developed will bovo to/tooted as a crissional transmission allos and then ouscon to ousceptant field tooto. This tostian will capito to overease the deficiencies in the locator. These Coffeiersolos may be inservet indication of the distance are to foult cros, tour fost resistance and effects of autual lefustcaeco for which accousty compensation will have to be providol, to overeas then. The elroustry cost of such a feelt locator would be out to choop and comparable with the other fault locatero in uco. It may also be peoplelo to Covolop other types of fault loosters bacel a sourceast of receitar cad industrace by could fying the inputs to the fault leepter.

## BEDLIOGRAPHY

۷.	"Drotostivo Dolovo" Thoir Mccey and Drotteo. Vol.I. by A.R.Von C.Norrington (Tortbook)
2.	Lateraturo en LSUNO ena LSUNAS Lolavo es N/S Brown Bovers Lat., Sultacrical.
9.	Lascraturo en UV809 Holayo os M/S ASIA Las. Guoden.
S.	"A now blok apose diovance relay" by Erevan and Neel Cicle (Parie), 1950, Paper De. 907.
9.	°Conychooter Distance Rolcying', U.N.Seracican, AIRE Archocotiene Ro.77, June 1993, Pt.III. pp.572-578.
6.	Latoroturo en SERRY, MEST, ERSV, Roloyo of M/S Englich Ricetric Co. Ltd., McErco.
7.	A Single Flencat Folyphers Discotland Lokey' by A.S.Ne Camell, A.I.F.E.Srenceotland De.H. 1957, pp.77.
<b>©</b> •	"Centrol of Distance Rolay Fatertial Cencetiane" by A.R.Ven C.Marrington A.Y.B.B. Frencotiano Do.99, 1954. pp.205-219.
95	<sup>o</sup> Bioteneo end Cerrier Protoctica Colenco of High Voltego Trenenicolen Linco <sup>°</sup> by S.Covenho, A.Popov, E.D.Sopir, CIENE (Perio) 1994 payer Do.949.
10.	"Electronic Protectivo Relayo", N.N.M.M.S.C.CCA of al AIDE Proncettions 1948, No.67, IV.J.22.009.1702.
49.o	"Thyrateron Tudor in Bolay Prestico" by Bols Viderco. AXDE Transcitiono, Vol. 53, 1994, pp. 1907-1999.
12.	'La Ricotronio Dioteneo Rolay Voing a Face Comportem Esinoipio' dy Borgoth P.S. AIR Trencettiono Pt.III-I Do.79. Ost. 1954, pp.1276-1279.
15,	"Flocksento Boloying Providoo Pootos Cleering Sinco". by L.P. Mennody, CICHE(Perio), 1954, Poper No. 992.

.

.

- 10. "Electronic Drotostivo Bolay" by A.D.V. C. Morrington. CICHE (Perio), 1993, Poper No.525.
- 19. "Protoction and Suitchcour" by N.RevisGrandth & M.Chandar. Miloy Enotorn Ltd. (Fort Book).
- 16. "Premolotorisod rolayo for protection and control" by U.Koushana CICHE (Paris) 1952, Payer No. 927.
- 17. "Power System Protoction with Perticular Deference to the applienties of Junctics treasiotare to distance rolays" by C.Admess & Vedepahl, ITTP Proceedings, 1955, Vol. 105, Pert A, pp. 509.
- 10. "A Dual Composator Mao-Typo Diotanco Bolay utiliaing transistoro" by C.Adamoon & Motopohl, IBBE Procoodingo, 1995. Vol. 109. Post A. pp. 559.
- 19. 'Protoctivo Rolayo: Their Theory and Prestice', Vol.II by A.R.Ven C.Werrington, (Southeok).
- 20. Static Who distance and Pilot Boloying-Trinciples & Circuito' by Dovey C.C.Mathews C.A., and Morris C.W., WER Transactions, Vol. PAS-G2, June 1969. pp. 591-400.
- 21. 'The Application of Ealeying on on FMV Dyoton' by Heward J.Sutton, XET Trend. FAS Vol.1 66, Ec.4. April 1967. pp.603.
- 22. "Supplement to Recent Prestice & Trendo in Protective Relaying" ANT Committee Report Oct. 1965.pp.1056. Vol.64.
- 23. "Digital Calculation of Expedence for translation line Restortion", IFEN Transactions 248 Vol.90, Do.1 by Resty J.Nam and I.P.Nasticom 19.270.
- 24. "Loloying a 9-Face Fracelooles 1920 utth a digital Computer" by Barry J.Nem and I.P.Nerrisson - IEE Francetions Herch/April 1971, PAS Vol.90, Do.2, pp.742.

- 29. "Uco Static 9-Stop Distance Bolay" by E.Perthesersthy. XEIR Pressedings, Vol. 119, 1986, pp.699.
- 26. '9-Stop and Single Stop Static Dictance Delays' by K.Partheccrathy, 1966, MFF Press, Vol.119, pp.641.
- 27. 'Static Polyphace Distance Roley Scheme for the Protoction of Transmission Linco' by S.C.Cupta, Fh.D. Theorie, University of Rearies, 1969.
- 23. \*A Dow Approach to Diotaneo Boloyo with Cantrilotoral Churcetoristics for EHV Line Protoctica' by D.M.Anil Hunce, NETE Proc. Vol. 117, 1970. pp. 1965-1992.
- 29. 'Fault Protoction with a Digital Camputer' by G.D. Recifolics, INTE Presentions, PAS-CO, No.4, April 1969.
- 50. "An Improved nothed for the Dicital Protection of Hich Voltage Frachicoica Linco" by A.N.Rengber and B.J.Cory, IEEE Presections, Vol.PAS-98,pp.948.
- 91. 'Electric Circuit Theory' by P.A.Bonoca Cal D.Herricoca, (Text Beek),
- 52. "Treade in the use of computers for Protection", Report by Verbing Group 01 of Study Committee No. 54. (Protection) by N.Chemia and G.Slocker-Fleetre, Jen. 1977.
- 55. 'The Use of Digital Computere for network Protection' by R. Associet, Payer Be. 52-03, Vol. 31, CIONE 24th Secolar 1972.
- 94. \*Compling for Computer Protoction of Transicoion Manoo' by G.S. Hopo and V.S. Unarchookacren, METP Prono., Vol. PAS-93, No.5, Sept./Ort. 1970, pp.1522-1594.
- 99. 'Supplement to Recent Trendo and Protieco in Protectivo Rolaying' IBFE Committee Ropart, Vol. PAS 09.0st. 1964, pp.1034-1039.

- 36. "Static and Semi-Static Conic Distance Melays", by K.Parthasarathy, Electrical Times, 22nd July 1965, pp.119-125.
- 57. Quadrilateral Characteristic Transistor Distance Protection by A.Vitanov, Paper Wo.31-03, Vol.II, pp.1-10, CIGRE (Paris), 1968.
- 78. "Hybid Comparison Technique for Distance Belays' by Khincha H.P. et al IEEE Trans. Vol. PAS 91, Jan. 1972, pp.999-1006.
- 79. "New Possibilities in Amplitude and Thase Comparison Technique for Distance Helays' by Khincha H.P.et al IEEE Proc. Nov. 1970.Vol.117, No.11,pp.2133.
- 40. "Developments in Amplitude-Comparator Techniques for Distance Relays and new possibilities in Amplitude and Phase Comparison Techniques for Distance Relay" by H.P.Khincha et al. IEEE Proc.Jun 1970. Vol.117, No.5.
- 41. Discussion IKE Proc.Vol.118, No.11, Nov.1971.pp.1655. by S.K.Basu on the above.
- 42. "A new protective Relay Utilizing ferrite cores with low curie temperatures" Electrical Engineering, Vol.86, 1966, February No.2, pp.22 by Makarima et a (A translation from the Journal of the Japanese Institute of Electrical Engineers).
- 43. "Measuring Accuracy of Distance Protection with particular reference to earth fault conditions on 400 kv looped circuit interconnections" by W.D.Humpage, Proc.Vol.117, No.8, Feb.1970.
- 44. "Transistorised Phase Comparison Relaying: Principles and Circuite", C.G.Devey and M.E.Hodges, IEEE Trans. Aug. 1960, PAS No.49, pp. 373-381.
- 45. "Transistorised Bhase Comparison Relaying: Application and Tools' S.H.Horwitz, et al. IFEE Trans.Aug. 1960 PAS No.49, pp. 381-392.

- 46. 'Static Mho Distance and Filot Belaying: Application and Test Results' by V.Caleca et al. IEEE Trans.Aug. 1963.Vol.FAS-62. pp.424-436.
- 47. "Distance Protection Optimum Design of Static Relay Comparators" - L.Jackson, J.B.Patriekson, L.M. Wedepohl, IEE Proc.Vol.115, No.2, Feb.1968, pp.280-287.
- 48. 'Static Sampling Distance Relays' by P.G.McLaren, IREE Proc., Vol.115, No.5, March 1968, pp.418-424.
- 49. \*Static Double Phase Comparator for Distance Protection\* by K.S.Mehta et al. Proc. IEEE Correspondence. Vol.116.No.6. June 1969.
- 50. "Improved Static Belays Using Operational Amplifiers", by M.Ramemoorthy, N.S.Srinivascaurthy and P.V.S.Nayak.
- 51. "Shreshold and Dynamic Characteristics of Helays Using Multiple Input Comparators' by Ayton Tureli, IMEE Trans. Vol. PAS-92, March/April 1975, No.2, pp.565-575.
- 52. 'Influence of mutual coupling between parallel circuite on the setting of distance protection' by S.A.Wheeler, IEEE Proc. Vol.117, No.2, Feb.1970.pp.439-445.
- 55. Distance Protection Performance under conditions of single circuit working in double circuit lines' by W.D. Humpage et al., IEEE Proc., Vol.117, No.4, April 1970, pp.766-770.
- 54. "High Speed Distance Belaying Using a Digital Computer-II. Test Recults", by G.D.Rockfeller et al. IEEE Trans. Vol.PAS-91, No.3, May/June 1972, pp.1244-58.
- 55. \*Desirable shapes of Distance Belay Characteristics', by J.Landmark Brater, Appendix I pp.5-16, of Paper No. 51-01, Progress Report of Study Committee No.4 (Protection & Belaying), CIGRE (Paris), 1968, Vol.II.
- 56. "Experience with a modern relay system" by G.W.Gerell, AIEE Trans. 1936, pp.1130-1135.

- 57. "Fault Location and Belay Performance Analysis by Automatic Oscillographs" by H.P.Dupins and W.E.Jacobs. AIRE Trans. July 1946. Vol.65. pp.1442-46.
- 58. 'The Linascope -An echoranging type fault locator for high voltage lines' by J.R.Leslie and K.H.Kidd, AIEE Trans. 1948, Vol.67, pp.1162-1167, Part JI.
- 59. 'Idne Fault Locator Type 401' Report Indian Telephone Industries Ltd., Bangalore.
- 60. \*A Transient Fault Locator for H.V.Transmission Lines' by L.R.Spaulding and C.S.Dissmond, AINF Trans. 1949, Vol.68. Part II, pp.1005-1012.
- 61. \*A Transmission Line Fault Locator Using Fault Generated Surges' by E.F.Stevens and T.W.Springfield AIEF Trans. 1948, Vol.67, Pt.II, pp.1168-1179.
- 62. 'Ground Fault Location Indicator' by A.C.Lee, AIRE, Trans. 1958, Vol.77, pp.1370.
- 63. "New Method for Locating Transmission Line Ground Faults" by Martin J.Lants AIEE Trans. 1962. Jan. PAS pp.134-136
- 64. "Some novel methods of fault location in cables and O.H. Transmission Idnes" - A report by C.P.R.I. Transmission metamoxidametronic Description Desc. 1970.
- 65. 'Fault Location Device' by M.C.Agerval, Siemene Circuit, Vol. II No.3, April 1967.
- 66. "Fault Locators for High Voltage O.H.Lines' by Eckhard Born and Johann Jaegar "Siemens Review", Vol. 10, Oct. 1966, pp. 487.
- 67. 'Distance to Fault Locator' Type XTF Pamphlet published by N/S GEC Measurements, Ltd., Stafford, England.
- 68. 'Fault Locators for O.H. Lines' by G. Pratesi, et al., Report of Committee No.34, (Protection), Fleetra, May 1974.
- 69. \*Application of Standing Wave Method for locating faults in transmission lines and cables' by F.W.Viswanathan et al, CBIF Journal, Vol.29, No.2, April 1972,pp.205.

- 70. Discussion by Mayashiosasa of Tokyoshiba Slectricity Committee on the paper titled 'Fault Location Methods for 0.H.Idnes' by T.W.Springfield et al Aug. 1957, AIEE Trans. pp.529.
- 71. 'Frequency Modulated Fault Locator for Power Lines', by David R.Stevens et al. IEFE Trans. PAS Vol.91, No.5. Sept./Oct. 1972. pp.1760-1768.
- 72. 'Automation in Blactrical Power Systems' by A.Barzan, Hir Publishers, Hoscow, (Textbook).
- 73. 'Digital Principles and Applications' by Albert P.Malvino and David P.Leach (A Text Book),
- 74. 'Digital Circuits and Logic Design' by Samuel C.Lee. (Textbook).
- 75. 'Manual for Integrated Circuit Users' by John D.Lenk (Textbook).
- 76. Protective Gear Handbook' by Wellman, (Tertbook),
- 77. "A mathematical basis for a protective relay with conic pickup characteristics", John E.Skuderma, IEBE Trans. PAS No.59. April 1962, pp.81-87.
- 78. Pairchild TTL/IC Semiconductor manual.
- 79. KEB Data on Transmission Idne constants.
- 80. 'An Introduction to the characteristics & applications of COS/MOS Transistors in Linear Service' by Merie.V. Hoover,- IEEE Journal on Systems & Circuits. Vol.No.10 - No.1 - Feb.1976. pp.2-11.
- 81. "A Voltage to Frequency Convertor" -Industrial Electronics, Oct. 1968, pp.419-420.
  - 82. 'Ideas for Design' Electronic Design, Sept.13th 1977. Vol. 25. No.19. pp.116.